

Engineering Specification

**Type 14.1 SXGA+ Color TFT/LCD Module
Model Name:ITSX68**

Document Control Number : OEM I-68-03

Note:Specification is subject to change without notice. Consequently it is better to contact to International Display Technology before proceeding with the design of your product incorporating this module.

**Sales Support
International Display Technology**

i Contents

- i Contents
- ii Record of Revision
- 1.0 Handling Precautions**
- 2.0 General Description**
 - 2.1 Characteristics
 - 2.2 Functional Block Diagram
- 3.0 Absolute Maximum Ratings**
- 4.0 Optical Characteristics**
- 5.0 Signal Interface**
 - 5.1 Connectors
 - 5.2 Interface Signal Connector
 - 5.3 Interface Signal Description
 - 5.4 Interface Signal Electrical Characteristics
 - 5.4.1 Signal Electrical Characteristics for LVDS Receiver
 - 5.4.2 LVDS Receiver Internal Circuit
 - 5.5 Signal for Lamp connector
- 6.0 Pixel format image**
- 7.0 Parameter guide line for CFL Inverter**
- 8.0 Interface Timings**
 - 8.1 Timing Characteristics
 - 8.2 Timing Definition
- 9.0 Power Consumption**
- 10.0 Power ON/OFF Sequence**
- 11.0 Mechanical Characteristics**
- 12.0 National Test Lab Requirement**

ii Record of Revision

| Date | Document Revision | Page | Summary |
|------------------|-------------------|--|--|
| May 23,2000 | OEM68-01 | All | First Edition for customer. Based on Internal Spec. as of April 11,2000. Based on Mechanical Drawing as of May 10,2000. |
| August 10,2000 | OEM68-02 | 6 8 11 12,13 14 19 20 21 22 23,24 25 | Based on Internal Specification EC F79140 as of July 11,2000. To update Weight, Power Consumption and Typical Power Consumption. To update Logic/LCD Drive Voltage. To update Interface Signal Connector. To update Interface Signal Description. To update LVDS Macro AC characteristics. To update Timing Characteristics. To update Timing Definition. To update Power Consumption. To update Power ON/OFF Sequence. To update Reference Drawing. To update National Test Lab Requirement. |
| November 1,2000 | OEM68-03 | 4 8 9 14,15,16, 17,18 21 23 27,28 | Based on Internal Specification EC F79141 as of October 16,2000. To update Handling Precautions. To update Logic/LCD Drive Voltage for Absolute Maximum Ratings. To update Color Chromaticity. To update Interface Signal Electrical Characteristics. To update Parameter guide line for CFL Inverter. To update Timing Characteristics. To update Reference Drawing. |
| February 22,2002 | OEM I-68-03 | 1,5,6,7 | Updated by establishment of the New Company as "International Display Technology". To avoid using "inch" indicaiton. |

1.0 Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) In case if a Module has to be put back into the packing container slot after once it was taken out from the container, do not press the center of the CFL Reflector edge.
Instead, press at the far ends of the CFL Reflector edge softly. Otherwise the TFT Module may be damaged.
- 10) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bent the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) The fluorescent lamp in the liquid crystal display (LCD) contains mercury. Do not put it in trash that is disposed of in landfills. Dispose of it as required by local ordinances or regulations.
- 13) Small amount of materials having no flammability grade is used in the LCD module.
The LCD module should be supplied by power complied with requirements of Limited Power Source (2.11, IEC60950 or UL1950), or be applied exemption conditions of flammability requirements (4.4.3.3, IEC60950 or UL1950) in an end product.
- 14) The LCD module is designed so that the CFL in it is supplied by Limited Current Circuit (2.4, IEC60950 or UL1950). Do not connect the CFL in Hazardous Voltage Circuit.
- 15) Gently wipe the covers and the screen with a soft cloth.
- 16) Remove finger marks and grease with a damp cloth and mild detergent; do not use solvents or abrasives.
- 17) Never apply detergent or other liquid directly to the screen. Dampen the cloth and then wipe.

- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by International Display Technology for any infringements of patents or other right of the third partied which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of International Display Technology or others.
- The information contained herein may be changed without prior notice. It is therefore advisable to contact International Display Technology before proceeding with the design of equipment incorporatong this product.

2.0 General Description

This specification applies to the Type 14.1 Color TFT/LCD Module 'ITSX68'.

This module is designed for a display unit of notebook style personal computer.

The screen format and electrical interface are intended to support the SXGA+(1400(H) x 1050(V)) screen.

Support color is native 262K colors(RGB 6-bit data driver).

All input signals are LVDS(Low Voltage Differential Signaling) interface compatible.

This module does not contain an inverter card for backlight.


2.1 Characteristics

The following items are characteristics summary on the table under 25 degree C condition:

| CHARACTERISTICS ITEMS | SPECIFICATIONS |
|--|---|
| Screen Diagonal [mm] | 357 |
| Pixels H x V | 1400(x3) x 1050 |
| Active Area [mm] | 285.6(H) x 214.2(V) |
| Pixel Pitch [mm] | 0.0680(per one triad) x 0.2040 |
| Pixel Arrangement | R,G,B Vertical Stripe |
| Weight [grams] | 498Typ. 530MAX. |
| Physical Size [mm] | 299.0(W) x 226.5(H) x 5.8(D) typ. |
| Display Mode | Normally White |
| Support Color | Native 262K colors(RGB 6-bit data driver) |
| White Luminance [cd/m ²] Design Point 1:(ICFL=3.5mA) Design Point 2:(ICFL=6.5mA) | 90 Typ(center) 85 Typ(5 points average) 150 Typ(center)140 Typ(5 points average) |
| Contrast Ratio | 200 : 1 Typ. |
| Optical Rise Time/Fall Time [msec] | 30Typ.,50 MAX. |
| Nominal Input Voltage VDD [Volt] | +3.3 Typ. |
| Power Consumption [Watt](VDD Line) | 1.8 Typ.,3.1MAX. |
| Lamp Power Consumption [Watt] (VCFL Line) Design Point 1:(ICFL=3.5mA) Design Point 2:(ICFL=6.5mA) | 2.5Typ.,(W/o inverter loss) 4.1Typ.,(W/o inverter loss) |
| Typical Power Consumption [Watt] (VDD Line + VCFL Line) Design Point 1:(ICFL=3.5mA) Design Point 2:(ICFL=6.5mA) | 4.3Typ.5.6MAX,(W/o inverter loss) 5.9Typ.7.2MAX,(W/o inverter loss) |
| Electrical Interface | 8 pairs LVDS(Even/Odd R/G/B Data(6bit), 3sync signals, Clock) |
| Temperature Range [degree C] Operating Storage (Shipping) | 0 to +50 -20 to +60 |

2.2 Functional Block Diagram

The following diagram shows the functional block of this Type 14.1 Color TFT/LCD Module. The first LVDS port transmits even pixels while the second LVDS port transmits odd pixels.



3.0 Absolute Maximum Ratings

Absolute maximum ratings of the module is as follows :

| Item | Symbol | Min | Max | Unit | Conditions |
|-----------------------------|--------|------|------------|-------|----------------|
| Logic/LCD Drive Voltage | VDD | -0.3 | +4.0 | V | |
| Input Signal Voltage | VIN | -0.3 | VDD+0.3 | V | |
| CFL Ignition Voltage | Vs | - | +1,600 | Vrms | Note 2 |
| CFL Current | ICFL | - | 7 | mAms | |
| CFL Peak Inrush Current | ICFLP | - | 20 | mA | |
| Operating Temperature | TOP | 0 | +50 | deg.C | Note 1 |
| Operating Relative Humidity | HOP | 8 | 95 | %RH | Note 1 |
| Storage Temperature | TST | -20 | +60 | deg.C | Note 1 |
| Storage Relative Humidity | HST | 5 | 95 | %RH | Note 1 |
| Vibration | | | 1.5 10-200 | G Hz | |
| Shock | | | 50 18 | G ms | Rectangle wave |

Note 1 : Maximum Wet-Bulb should be 39 degree C and No condensation.

Note 2 : Duration : 50msec Max. Ta=0 degree C

4.0 Optical Characteristics

The optical characteristics are measured under stable conditions as follows under 25 degree C condition:

| Item | Conditions | Specification | |
|---|---------------------|---|-------|
| | | Typ. | Note |
| Viewing Angle (Degrees) | Horizontal (Right) | 40 | - |
| | $K \geq 10$ (Left) | 40 | - |
| K:Contrast Ratio | Vertical (Upper) | 15 | - |
| | $K \geq 10$ (Lower) | 30 | - |
| Contrast ratio | | 200 | - |
| Response Time (ms) | Rising | 30 | 50Max |
| | Falling | 30 | 50Max |
| Color Chromaticity (CIE) | Red x | 0.569 | - |
| | Red y | 0.332 | - |
| | Green x | 0.312 | - |
| | Green y | 0.544 | - |
| | Blue x | 0.149 | - |
| | Blue y | 0.132 | - |
| | White x | 0.313 | - |
| | White y | 0.329 | - |
| White Luminance (cd/m ²) ICFL 6.5 mA | | 150Typ. Center 140Typ. 5 points average | |

5.0 Signal Interface

5.1 Connectors

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

| | |
|-------------------------------|--|
| Connector Name / Designation | For Signal Connector |
| Manufacturer | JAE |
| Type / Part Number | FI-XB30S-HF10 |
| Mating Receptacle Manufacture | JAE |
| Mating Receptacle/Part Number | FI-X30M (for FPC type connector) FI-X30H (for Cable type connector) |

| | |
|------------------------------|--------------------|
| Connector Name / Designation | For Lamp Connector |
| Manufacturer | JST |
| Type / Part Number | BHSR-02VS-1 |
| Mating Type / Part Number | SM02B-BHSS-1 |

5.2 Interface Signal Connector

| Pin # | Signal Name |
|-------|-------------|
| 1 | FG (GND) |
| 2 | GND |
| 3 | VDD |
| 4 | VDD |
| 5 | Reserved |
| 6 | Reserved |
| 7 | Reserved |
| 8 | Reserved |
| 9 | ReIN0- |
| 10 | ReIN0+ |
| 11 | GND |
| 12 | ReIN1- |
| 13 | ReIN1+ |
| 14 | GND |
| 15 | ReIN2- |
| 16 | ReIN2+ |

| Pin # | Signal Name |
|-------|-------------|
| 17 | GND |
| 18 | ReCLKIN- |
| 19 | ReCLKIN+ |
| 20 | GND |
| 21 | RoIN0- |
| 22 | RoIN0+ |
| 23 | GND |
| 24 | RoIN1- |
| 25 | RoIN1+ |
| 26 | GND |
| 27 | RoIN2- |
| 28 | RoIN2+ |
| 29 | GND |
| 30 | RoCLKIN- |
| 31 | RoCLKIN+ |
| 32 | FG (GND) |

Note:

'Reserved' pins are not allowed to connect any other line.

Voltage levels of all input signals are LVDS compatible (except VDD). Refer to "Signal Electrical Characteristics for LVDS(*)", for voltage levels of all input signals.

5.3 Interface Signal Description

The module uses a pair of LVDS receiver SN75LVDS86(Texas Instruments) compatible. LVDS is a differential signal technology for LCD interface and high speed data transfer device. Transmitter shall be SN75LVDS84/85 or compatible.

| PIN # | SIGNAL NAME | Description |
|-------|-------------|--|
| 1 | FG | Frame Ground |
| 2 | GND | Ground |
| 3 | VDD | +3.3V Power Supply |
| 4 | VDD | +3.3V Power Supply |
| 5 | Reserved | Reserved |
| 6 | Reserved | Reserved |
| 7 | Reserved | Reserved |
| 8 | Reserved | Reserved |
| 9 | ReIN0- | Negative LVDS differential data input (Even R0-R5, G0) |
| 10 | ReIN0+ | Positive LVDS differential data input (Even R0-R5, G0) |
| 11 | GND | Ground |
| 12 | ReIN1- | Negative LVDS differential data input (Even G1-G5, B0-B1) |
| 13 | ReIN1+ | Positive LVDS differential data input (Even G1-G5, B0-B1) |
| 14 | GND | Ground |
| 15 | ReIN2- | Negative LVDS differential data input (Even B2-B5, HSYNC, VSYNC, DSPTMG) |
| 16 | ReIN2+ | Positive LVDS differential data input (Even B2-B5, HSYNC, VSYNC, DSPTMG) |
| 17 | GND | Ground |
| 18 | ReCLKIN- | Negative LVDS differential clock input (Even) |
| 19 | ReCLKIN+ | Positive LVDS differential clock input (Even) |
| 20 | GND | Ground |
| 21 | RoIN0- | Negative LVDS differential data input (Odd R0-R5, G0) |
| 22 | RoIN0+ | Positive LVDS differential data input (Odd R0-R5, G0) |
| 23 | GND | Ground |
| 24 | RoIN1- | Negative LVDS differential data input (Odd G1-G5, B0-B1) |
| 25 | RoIN1+ | Positive LVDS differential data input (Odd G1-G5, B0-B1) |
| 26 | GND | Ground |
| 27 | RoIN2- | Negative LVDS differential data input (Odd B2-B5) |
| 28 | RoIN2+ | Positive LVDS differential data input (Odd B2-B5) |
| 29 | GND | Ground |
| 30 | RoCLKIN- | Negative LVDS differential clock input (Odd) |
| 31 | RoCLKIN+ | Positive LVDS differential clock input (Odd) |
| 32 | FG | Frame Ground |

Note:

- Input signals of odd and even clock shall be the same timing.
- Even : First Pixel Data
- Odd : Second Pixel Data

| SIGNAL NAME | Description |
|--|---|
| +RED 5 (ER5/OR5) +RED 4 (ER4/OR4) +RED 3 (ER3/OR3) +RED 2 (ER2/OR2) +RED 1 (ER1/OR1) +RED 0 (ER0/OR0) (EVEN/ODD) | RED Data 5 (MSB) RED Data 4 RED Data 3 RED Data 2 RED Data 1 RED Data 0 (LSB) Red-pixel Data: Each red pixel's brightness data consists of these 6 bits pixel data. |
| +GREEN 5 (EG5/OG5) +GREEN 4 (EG4/OG4) +GREEN 3 (EG3/OG3) +GREEN 2 (EG2/OG2) +GREEN 1 (EG1/OG1) +GREEN 0 (EG0/OG0) (EVEN/ODD) | GREEN Data 5 (MSB) GREEN Data 4 GREEN Data 3 GREEN Data 2 GREEN Data 1 GREEN Data 0 (LSB) Green-pixel Data: Each green pixel's brightness data consists of these 6 bits pixel data. |
| +BLUE 5 (EB5/OB5) +BLUE 4 (EB4/OB4) +BLUE 3 (EB3/OB3) +BLUE 2 (EB2/OB2) +BLUE 1 (EB1/OB1) +BLUE 0 (EB0/OB0) (EVEN/ODD) | BLUE Data 5 (MSB) BLUE Data 4 BLUE Data 3 BLUE Data 2 BLUE Data 1 BLUE Data 0 (LSB) Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data. |
| DTCLK (EVEN/ODD) | Data Clock: The typical frequency is 54MHz. The signal is used to strobe the pixel +data and the +DSPTMG |
| +DSPTMG (DSP) | When the signal is high, the pixel data shall be valid to be displayed. |
| VSYNC (V-S) | Vertical Sync: This signal is synchronized with DTCLK. Only active high signal is acceptable. |
| HSYNC (H-S) | Horizontal Sync: This signal is synchronized with DTCLK. Both active high/low signals are acceptable. |
| VDD | Power Supply |
| GND | Ground |

Note: All output signals from any system shall be Hi-Z state when VDD is off.

5.4 Interface Signal Electrical Characteristics

5.4.1 Signal Electrical Characteristics for LVDS Receiver

Table . Electrical Characteristics

| Parameter | Symbol | Min | Typ | Max | Unit | Conditions |
|--------------------------------------|------------------|--------------------------------|-----|------------------------------|------|------------|
| Differential Input High Threshold | V _{th} | | | +100 | mV | |
| Differential Input Low Threshold | V _{tl} | -100 | | | mV | |
| Magnitude Differential Input Voltage | V _{id} | 100 | | 600 | mV | |
| Common Mode Voltage | V _{cm} | 0.825 + V _{id} /2 | | 2.4 - V _{id} /2 | V | |
| Common Mode Voltage Offset | ΔV _{cm} | -50 | | +50 | mV | |

Note:

- Input signals shall be low or Hi-Z state when VDD is off.

Figure . Voltage Definitions




Table . Switching Characteristics

| Parameter | Symbol | Min | Typ | Max | Unit | Conditions |
|-----------------------------|--------|------|------|------|----------|---------------------------|
| Clock Frequency | fc | 51 | 54 | 57 | MHz | |
| Cycle Time | tc | 17.5 | 18.5 | 19.6 | ns | |
| Data Setup Time | Tsu | 700 | | | ps | fc = 54MHz, jitter < 50ps |
| Data Hold Time | Thd | 700 | | | ps | |
| Cycle modulation rate(Note) | tCJavg | | | 20 | ps/clock | |

Note: This specification defines maximum average cycle modulation rate in peak-to-peak transition within any 100 clock cycles. This specification is applied only if input clock peak jitter within any 100 clock cycles is greater than 300ps.

Figure . Timing Definition (Even)




Figure . Timing Definition (Odd)






Figure . Timing Definition(detail A)



5.4.2 LVDS Receiver Internal Circuit

Below figure shows the internal block diagram of the LVDS receiver.




5.5 Signal for Lamp Connector

| Pin # | Signal Name |
|-------|-------------------|
| 1 | Lamp High Voltage |
| 2 | Lamp Low Voltage |

6.0 Pixel format image

Following figure shows the relationship of the input signals and LCD pixel format image. Even and odd pair of RGB data are sampled at a time.



7.0 Parameter guide line for CFL Inverter

| PARAMETER | MIN | DP-1 | DP-2 | MAX | UNITS | CONDITION |
|---|--------|----------|------------|--------|-------------------|--------------------------------|
| White Luminance (Center) (5 Points average) | - - | 90 85 | 150 140 | - - | cd/m ² | (Ta=25 deg.C) |
| CFL current(ICFL) | 3.0 | 3.5 | 6.5 | 7.0 | mArms | (Ta=25 deg.C) |
| CFL Frequency(FCFL) | 40 | | | 60 | KHz | (Ta=25 deg.C) Note 1 |
| CFL Ignition Voltage(Vs) | 1,500 | - | - | - | Vrms | (Ta= 0 deg.C) Note 3 |
| CFL Voltage (Reference)(VCFL) | - | 720 | 625 | - | Vrms | (Ta=25 deg.C) Note 2 |
| CFL Power consumption(PCFL) | - | 2.5 | 4.1 | - | W | (Ta=25 deg.C) Note 2 |

Note 1: CFL discharge frequency should be carefully determined to avoid interference between inverter and TFT LCD.

Note 2: Calculated value for reference (ICFL x VCFL = PCFL).

Note 3: CFL inverter should be able to give out a power that has a generating capacity of over 1,500 voltage. Lamp units need 1,500 voltage minimum for ignition.

Note 4: DP-1 and DP-2 are recommended Design Points.

*1 All of characteristics listed are measured under the condition using the Test inverter.

*2 In case of using an inverter other than listed, it is recommended to check the inverter carefully. Sometimes, interfering noise stripes appear on the screen, and substandard luminance or flicker at low power may happen.

*3 In designing an inverter, it is suggested to check safety circuit very carefully. Impedance of CFL, for instance, becomes more than 1 [M ohm] when CFL is damaged.


*4 Generally, CFL has some amount of delay time after applying kick-off voltage. It is recommended to keep on applying kick-off voltage for 1 [Sec] until discharge.

*5 CFL discharge frequency must be carefully chosen so as not to produce interfering noise stripes on the screen.

*6 Reducing CFL current increases CFL discharge voltage and generally increases CFL discharge frequency. So all the parameters of an inverter should be carefully designed so as not to produce too much leakage current from high-voltage output of the inverter.

*7 It should be employed the inverter which has 'Duty Dimming', if ICFL is less than 4[mA].

The following chart is CFL current versus the luminance for your reference.



8.0 Interface Timings

Basically, interface timings described here is not actual input timing of LCD module but output timing of SN75LVDS86(Texas Instruments) or equivalent.

8.1 Timing Characteristics


| Signal | Item | Symbol | MIN. | TYP. | MAX. | Unit |
|---------|----------------|--------|-------|-------|------|---------|
| DTCLK | Frequency | Fdck | 51 | 54 | 57 | [MHz] |
| | | Tck | 17.5 | 18.5 | 19.6 | [ns] |
| +V-Sync | Frame Rate | Fv | | 60 | | [Hz] |
| | | Tv | | 16.67 | | [ms] |
| | | Nv | 1058 | 1066 | 2046 | [lines] |
| | V-Active Level | Tva | 15.78 | 46.7 | | [us] |
| | | Nva | 1 | 3 | 62 | [lines] |
| | V-Back Porch | Nvb | 6 | 12 | 125 | [lines] |
| | V-Front Porch | Nvf | 1 | 1 | | [lines] |
| +DSPTMG | V-Line | m | | 1050 | | [lines] |
| +H-Sync | Scan Rate | Fh | | 63.98 | | [KHz] |
| | | Th | | 15.63 | | [usec] |
| | | Nh | 762 | 844 | 1023 | [Tck] |
| | H-Active Level | Tha | | 1.037 | | [usec] |
| | | Tha | 8 | 56 | 250 | [Tck] |
| | H-Back Porch | Thb | 26 | 64 | 300 | [Tck] |
| | H-Front Porch | Thf | 8 | 24 | | [Tck] |
| +DSPTMG | Display | Thd | | 12.96 | | [usec] |
| +DATA | Data Even/Odd | n | | 1400 | | [dots] |

Note : Positive H-Sync polarity is recommended.

8.2 Timing Definition


Vertical Timing

| Support mode | Tvblk Vertical Blanking | m Active Field | Tvf VSYNC Front Porch | Tv,Nv Frame Time | Tva VSYNC Width | Tvb VSYNC Back Porch |
|---|-------------------------------|---------------------------|--------------------------|---------------------------|-----------------------|----------------------------|
| 1400 x 1050 at 60Hz (H line rate : 15.63 us) | 0.250 ms (16 lines) | 16.411 ms (1050 lines) | 0.016 ms (1 line) | 16.661 ms (1066 lines) | 0.047 ms (3 lines) | 0.188 ms (12 lines) |



Horizontal Timing

| Support mode | Thblk Horizontal Blanking | Thd Active Field | Thf HSYNC Front Porch | Th,Nh H Line Time | Tha HSYNC Width | Thb HSYNC Back Porch |
|---|---------------------------------|--------------------------|-----------------------------|--------------------------|------------------------|----------------------------|
| 1400 x 1050 Dotclock : 108.000 MHz (54.000MHz x2) | 2.667 us (288 dots) | 12.963 us (1400 dots) | 0.444 us (48 dots) | 15.630 us (1688 dots) | 1.037 us (112 dots) | 1.185 us (128 dots) |



9.0 Power Consumption


Input power specifications are as follows;

| SYMBOL | PARAMETER | Min | Typ | Max | UNITS | CONDITION |
|---------|--|-----|-----|-----|-------|--------------------------------------|
| VDD | Logic/LCD Drive Voltage | 3 | 3.3 | 3.6 | V | Load Capacitance 40uF |
| PDD | VDD Power Max | | | 3.1 | W | MAX Pattern VDD=3.6V |
| PDD | VDD Power | | 1.8 | | W | All Black Pattern VDD=3.3V |
| IDD Max | VDD Current Max | | | 861 | mA | MAX Pattern VDD=3.6V |
| IDD | VDD Current | | 545 | | mA | All Black Pattern VDD=3.3V |
| VDDrp | Allowable Logic/LCD Drive Ripple Voltage | | | 100 | mVp-p | |
| VDDns | Allowable Logic/LCD Drive Ripple Noise | | | 100 | mVp-p | |


Note:Max Pattern:2 dot Vertical stripe.


10.0 Power ON/OFF Sequence

VDD power and lamp on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.



11.0 Mechanical Characteristics





| REL FOR ASB | QTY | TECHNICAL APPROVAL | DATE | EC NO. | DATE | EC NO. | PART NO. |
|-------------|-----|--------------------|---------|--------|------|--------|-----------------|
| | | ELECTRICAL | 10MAY00 | F79140 | | | ITSX68 |
| | | MATERIAL | 21AUG00 | F79141 | | | DEVELOPMENT NO. |
| | | | | | | | D/N |

| | | | | | |
|-----------------------------------|--|------------------------|--|------------------------|--|
| MUST CONFORM TO ENG SPEC: 9032244 | | SCALE: 1/1 | | PART NO. ITSX68 | |
| 4003772 | | 0.5 | | TITLE ITSX68 | |
| TOLERANCES UNLESS NOTED | | THIRD ANGLE PROJECTION | | REF DWG (07K7202) | |
| LINEAR # | | 0.125 | | DESIGNER M M 27 MAR 00 | |
| ANGLES # | | 0 | | CHECKED K H 27 MAR 00 | |
| RADI1 UNLESS NOTED | | 0 | | APPROVED M M 27 MAR 00 | |
| EDGES/ CORNER | | 0 | | CLASS M M 27 MAR 00 | |
| SURFACE TREATMENT | | 0 | | CLASS M M 27 MAR 00 | |
| | | | | CLASS M M 27 MAR 00 | |

THIS DRAWING IS THE PROPERTY OF ID TECH. IT IS TO BE USED ONLY FOR THE PURPOSES SPECIFIED HEREIN. ANY REPRODUCTION OR DISTRIBUTION OF THIS DRAWING WITHOUT THE WRITTEN PERMISSION OF ID TECH IS STRICTLY PROHIBITED.

12.0 National Test Lab Requirement

The display module is authorized to Apply the UL Recognized Mark.

Conditions of Acceptability

- This component has been judged on the basis of the required spacings in the Standard for Safety of Information Technology Equipment, Including Electrical Business Equipment, CAN/CSA C22.2 No.950-95 *UL 1950, Third Edition, including revisions through revision date March 1,1998, which are based on the Fourth Amendment to IEC 950, Second Edition, which would cover the component itself if submitted for Listing.
- CF Lamp circuit for this model should be supplied from Limited Current Circuit.
- The units are supplied by Limited Power Sources.
- The terminals and connectors are suitable for factory wiring only.
- The terminals and connectors have not been evaluated for field wiring.
- A suitable Electrical and Fire enclosure shall be provided.

***** End Of Page *****