



N-Channel MOSFET

Applications:

- Adaptor
- Charger
- .SMPS

Lead Free Package and Finish


V_{DSS}	$R_{DS(ON)}(Typ.)$	I _D
600V	0.35Ω	20A


Features:

- RoHS Compliant
- Low ON Resistance
- Low Gate Charge
- Peak Current vs Pulse Width Curve
- Inductive Switching Curves

Ordering Information

PART NUMBER	PACKAGE	BRAND
ITW20N60R	TO-3P	IPS





Absolute Maximum Ratings $T_C=25^{\circ}C$ unless otherwise specified

Symbol	Parameter	ITW20N60R	Units
V_{DSS}	Drain-to-Source Voltage	600	V
I _D	Continuous Drain Current	20	Α
	Continuous Drain Current T _C =100 ℃	12.5	Α
I _{DM}	Pulsed Drain Current (NOTE *1)	80	Α
D	Power Dissipation	300	W
P _D	Derating Factor above 25℃	2.4	W/°C
V_{GS}	Gate-to-Source Voltage	±30	V
E _{AS}	Single Pulse Avalanche Energy(NOTE *2)	1200	mJ
dv/dt	Peak Diode Recovery dv/dt(NOTE *3)	5	V/ns
TL	Maximum Temperature for Soldering	300	
T _J and T _{STG}	Operating Junction and Storage Temperature Range	150,-55 to150	$^{\circ}$ C

Thermal Resistance

Symbol	Parameter	Max.	Units	Test Conditions
R _{θJC}	Junction-to-Case	0.42	°C⁄W	Water cooled heatsink, P _D adjusted for a peak junction temperature of +150 ℃.
$R_{\theta JA}$	Junction-to-Ambient	40		1 cubic foot chamber, free air.



OFF Characteristics T_C=25°C unless otherwise specified

True distributes True 20 C unicos otrici wise specifica						
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	600			V	V _{GS} =0V, I _D =250μA
1				1		V_{DS} =600V, V_{GS} =0V T_{J} =25°C
I _{DSS}	Drain-to-Source Leakage Current			100	μA	V _{DS} =480V, V _{GS} =0V T _J =125°C
1	Gate-to-Source Forward Leakage Gate-to-Source Reverse Leakage			+100	^	V _{GS} =+30V
I _{GSS}				-100	nA	V _{GS} = -30V

ON Characteristics T_J=25 °C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
R _{DS(ON)}	StaticDrain-to-Source On-Resistance		0.35	0.45	Ω	V _{GS} =10V, I _D =10A
V _{GS(TH)}	Gate Threshold Voltage	2		4	V	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$
g _{fs}	Forward Transconductance		18		S	V _{DS} =15V, I _D =10A
Pulse width	≤300µs; duty cycle≤ 2%	•	•		•	

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
C _{iss}	Input Capacitance		2987			\/ - 0\/\/ - 25\/
C _{oss}	Output Capacitance		341		pF	V_{GS} = 0V, V_{DS} = 25V f =1.0MHz
C _{rss}	Reverse Transfer Capacitance		23			1 - 1.0IVIF12
Q _g	Total Gate Charge		57			1 -204 \/ -400\/
Q _{gs}	Gate-to-Source Charge		13.5		nC	$I_D = 20A, V_{DD} = 400V$ $V_{GS} = 10V$
Q_{gd}	Gate-to-Drain ("Miller") Charge		22.3			V _{GS} - 10V

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
t _{d(ON)}	Turn-on Delay Time		36			V_{DD} =250V, I_{D} =20A, V_{G} =10V R_{G} =10Ω
t _{rise}	Rise Time		72		ne	
t _{d(OFF)}	Turn-Off Delay Time		78.7		ns	
t _{fall}	Fall Time		52			



Source-Drain Diode Characteristics Tc=25 ℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
1	Continuous Source Current			20	^		
IS	(Body Diode)			20	A	T -25°	
	Maximum Pulsed Current			80	Α	T _C =25°C	
I _{SM}	(Body Diode)			00	A		
V _{SD}	Diode Forward Voltage			1.5	V	I _{SD} =20A, V _{GS} =0V	
t _{rr}	Reverse Recovery Time		525		ns	I _F = I _S	
Q _{rr}	Reverse Recovery Charge		6091		nC	di/dt=100A/us	
Pulse width	Pulse width ≤300µs; duty cycle ≤ 2%						

Notes:


^{*1.} Repetitive rating; pulse width limited by maximum junction temperature.

^{*2.} L=10mH, I_D =15.5A, Start T_J =25 $^{\circ}$ C

^{*3.} I_{SD} =20A,di/dt \leq 100A/us, $V_{DD}\leq$ B V_{DS} , Start T_{J} =25 $^{\circ}$ C



Characteristics Curve:








Figure 1 Maximum Forward Bias Safe Operating Area








Figure 3 Maximum Continuous Drain Current vs Case Temperature

Figure 4 Typical Output Characteristics





Figure 5 Maximum Effective Thermal Impedance, Junction to Case











Figure 6 Typical Transfer Characteristics

Figure 7 Typical Body Diode Transfer Characteristics






Figure 8 Typical Drain to Source ON Resistance vs Drain Current

Figure 9 Typical Drian to Source on Resistance vs Junction Temperature








Figure 10 Typical Theshold Voltage vs Junction Temperature

Figure 11 Typical Breakdown Voltage vs Junction Temperature




Figure 12 Typical Capacitance vs Drain to Source Voltage

Figure 13 Typical Gate Charge vs Gate to Source Voltage



Test Circuits and Waveforms

Figure 14. Gate Charge Test Circuit




Figure 15. Gate Charge Waveforms





Figure 16. Resistive Switching Test Circuit

Figure 17. Resistive Switching Waveforms










Figure 18. Diode Reverse Recovery Test Circuit




Figure 19. Diode Reverse Recovery Waveform






Figure 20. Unclamped Inductive Switching Test Circuit

Figure21.Unclamped Inductive Switching Waveform





ITW20N60R



Disclaimers:

InPower Semiconductor Co., Ltd (IPS) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to IPS's terms and conditions supplied at the time of order acknowledgement.

InPower Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing reliability and quality control are used to the extent IPS deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

InPower Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using IPS's components. To minimize risk, customers must provide adequate design and operating safeguards.

InPower Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in IPS's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of IPS's products with statements different from or beyond the parameters stated by InPower Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated IPS's product or service and is unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

InPower Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of InPower Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.