INTELLIGENT 256-BYTE EEPROM WITH WRITE PROTECT FUNCTION AND PROGRAMMABLE SECURITY CODE (PSC)

Features

- 256 x 8-bit EEPROM organization
- Byte-wise addressing
- Arreversible byte-wise write protection of lowest 32 addresses (Byte 0...31)
- 32 x 1-bit organization of protection memory
- Two-wire link protocol
- End of processing indicated at data output
- Answer-to-Reset ace. to ISO standard 7816-3
- Programming time 2.5 ms per byte for both erasing
- and writing
- Minimum of 10⁴ write/erase cycles¹)
- Data retention for minimum of ten years¹)
- Contact configuration and serial interface in accordance
- with ISO standard 7816 (synchronous transmission)

Additional Feature of IZE4442

Data can only be changed after entry of the correct 3-byte programmable security code (security memory)

Туре	Ordering Code	Package
IZE4442 M2.2	on request	Wire-Bonded Module M2.2
IZE4442 C	on request	Chip
IZE4442 M2.2	on request	Wire-Bonded Module M2.2
IZE4442 C	on request	Chip

1) Values are temperature dependent, for further information please refer to your sales office.

Pin Configuration(top view)


(Card Contacts)Pin Definitions and Functions


	A	
Card Contact	Symbol	Function
C1	VCC	Supply voltage
C2	RST	Reset
C3	CLK	Clock input
C4	N.C.	Not connected
C5	GND	Ground
C6	N.C.	Not connected
C7	I/O	Bi-directional data line (open drain)
C8	N.C.	Not connected

VCC	C1	C5	GND						
RST	C2	C6	N.C.						
CLK	C3	C7	1/0						
N.C.	C4	C8	N.C.	an					
		IE	°01 380						
plastic cards or as a die for									
7	4								

IZE4442 comes as a M2.2 wire-bonded module for embedding in plastic cards or as a die for customer packaging.









Functional Description Block Diagram

Memory Overview




Figure 1 Memory Overview


The IZE4442 consists of 256 *x* 8 bit EEPROM main memory and a 32-bit protection memory with PROM functionality. The main memory is erased and written byte by byte. When erased, all 8 bits of a data byte are set to logical one. When written, the information in the individual EEPROM cells is, according to the input data, altered bit by bit to logical zeros, (logical AND between the old and the new data in the EEPROM). Normally a data change consists of an erase and write procedure. It depends on the contents of the data byte in the main memory and the new data byte whether the EEPROM is really erased and/or written. If none of the 8 bits in the addressed byte requires a zero-to-one transition the erase access will be suppressed. Vice versa the write access will be suppressed if no one-to-zero transition is necessary. The write and the erase operation takes at least 2.5 ms each.

Each of the first 32 bytes can be irreversibly protected against data change by writing the corresponding bit in the protection memory. Each data byte in this address range is assigned to one bit of the protection memory and has the same address as the data byte in the main memory which it is assigned to. Once written the protection bit cannot be erased (PRQM).

Additionally to the above functions the IZE4442 provides a security code logic which controls the write/erase access to the memory. For this purpose the IZE4442 contains a 4-byte security memory with an Error Counter EC (bit 0 to bit 2) and 3 bytes reference data. These 3 bytes as a whole are called Programmable Security Code (PSC). After power on the whole memory, except for the reference data, can only be read. Only after a successful comparison of verification data with the internal reference data the memory has the identical access functionality of the IZE4442 until the power is switched off. After three successive unsuccessful comparisons the Error Counter blocks any subsequent attempt, and hence any possibility to write and erase.

2.2 Transmission Protocol

The transmission protocol is a two wire link protocol between the interface device IFD and the integrated circuit IC. It is identical to the protocol type "S = A". All data changes on I/O are initiated by the falling edge on CLK.



The transmission protocol consists of the 4 modes:

- Reset and Answer-to-Reset
- Command Mode
- Outgoing Data Mode **Operational modes**
- Processing Mode

Note: The I/O pin is open drain and therefore requires an external pull up resistor to achieve a high level.

Reset and Answer-to-Reset

Answer-to-Reset takes place according to ISO standard 7816-3 (ATR). The reset can be given at any time during operation. In the beginning, the address counter is set to zero together with a clock pulse and the first data bit (LSB) is output to I/O when RST is set from level H to level L. Under a continuous input of additional 31 clock pulses the contents of the first 4 EEPROM addresses is read out. The 33rd clock pulse switches I/O to high impedance Z and finishes the ATR procedure.

Answer-to-Reset (Hex)

Byte 1	Byte 2	Byte 3	Byte 4
DO ₇ DO ₀	DO ₁₅ DO ₈	D0 ₂₃ D0 ₁₆	DO ₃₁ DO ₂₄




Figure 2 Reset and Answer-to-Reset

Operational Modes

Command Mode

After the Answer-to-Reset the chip waits for a command. Every command begins with a start condition, includes a 3 bytes long command entry followed by an additional clock pulse and ends with a stop condition.

- Start condition: Falling edge on I/O during CLK in level H
- Stop condition: Rising edge on I/O during CLK in level H

After the reception of a command there are two possible modes:

- Outgoing data mode for reading
- Processing mode for writing and erasing

Outgoing Data Mode

In this mode the 1C sends data to the IFD. The first bit becomes valid on I/O after the first falling edge on CLK. After the last data bit an additional clock pulse is necessary in order to set I/O to high impedance Z and to prepare the 1C for a new command entry. During this mode any start and stop condition is discarded.



Processing Mode

In this mode the 1C processes internally. The 1C has to be clocked continuously until I/O, which was switched to level L after the first falling edge of CLK, is set to high impedance level Z. Any start and stop condition is discarded during this mode.

Note: The RST line is low during the modes mentioned above. If RST is set to high during the CLK low level any operation is aborted and I/O is switched to high impedance Z (Break).




Figure 3 Operational Modes

Commands


Command Format

Each command consists of three bytes:

	MSB	3	Cor	ntrol		LSE	5	ſ	MSB		Add	ress		LSE	5		MSE	3	Da	ata		LSB	
B7	B6	B5	B4	B3	B2	B1	B0	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0



Beginning with the control byte LSB is transmitted first.





Tabl	e 1										
			Byt	e 1				Byte 2	Byte 3	Operation	Mode
			Cor	ntrol				Address	Data		
B7	B6	B5	B4	B3	B2	B1	B0	A7 - A0	D7 – D0		
0	0	1	1	0	0	0	0	address	no effect	READ MAIN	outgoing
										MEMORY	data
0	0	1	1	1	0	0	0	address	input data	UPDATE MAIN	processing
										MEMORY	
0	0	1	1	0	1	0	0	no effect	no effect	READ PROTECTION	outgoing
										MEMORY	data
0	0	1	1	1	1	0	0	address	input data	WRITE	processing
										PROTECTION	
										MEMORY	
able	e 2								•		
0	0	1	1	0	0	0	1	no effect	no effect	READ SECURITY MEMORY	outgoing data
0	0	1	1	1	0	0	1	address	input data	UPDATE SECURITY MEMORY	processing
0	0	1	1	0	0	1	1	address	input data	COMPARE VERIFICATION DATA	processing

The IZE4442 provides 7 commands which are listed in table 1 and 2 **Table 1**



2.3.1 Read Main Memory

The command reads out the contents of the main memory (with LSB first) starting at the given byte address (N = 0 ... 255) up to the end of the memory. After the command entry the IFD has to supply sufficient clock pulses. The number of clocks is $m = (256 - N) \times 8 + 1$. The read access to the main memory is always possible.

Address (decimal)	Main Memory	Protection Memory	Security Memory
255	Data Byte 255 (D7D0)	-	-
	:		
	:		
	:		
32	Data Byte 32 (D7D0)	-	-
31	Data Byte 31 (D7D0)	Protection Bit 31 (D31)	-
	:		
	:		
	:		
3	Data Byte 3 (D7D0)	Protection Bit 3 (D3)	Reference Data Byte 3 (D7D0)
2	Data Byte 2 (D7D0)	Protection Bit 2 (D2)	Reference Data Byte 2 (D7D0)
1	Data Byte 1 (D7D0)	Protection Bit 1 (D1)	Reference Data Byte 1 (D7D0)
0	Data Byte 0 (D7D0)	Protection Bit 0 (D0)	Error Counter

Command: READ MAIN MEMORY

				Address	Data					
	B7	B6	B5	B4	B3	B2	B1	B0	A7A0	D7D0
Binary	0	0	1	1	0	0	0	0	Address	No effect
Hexadecimal		30 _H								No effect




Figure 5 Read Main Memory



2.3.2 Read Protection Memory

The command transfers the protection bits under a continuous input of 32 dock pulses to the output. I/O is switched to high impedance Z by an additional pulse. The protection memory can always be read, and indicates the data bytes of the main memory protected against changing.

Address (decimal)	Main Memory	Protection Memory	Security Memory
255	Data Byte 255 (D7D0)	-	-
	:		
	:	'	
	:		
32	Data Byte 32 (D7D0)	-	-
31	Data Byte 31 (D7D0)	Protection Bit 31 (D31)	-
	:		
	:	1	
	:		
3	Data Byte 3 (D7D0)	Protection Bit 3 (D3)	Reference Data Byte 3 (D7D0)
2	Data Byte 2 (D7D0)	Protection Bit 2 (D2)	Reference Data Byte 2 (D7D0)
1	Data Byte 1 (D7D0)	Protection Bit 1 (D1)	Reference Data Byte 1 (D7D0)
0	Data Byte 0 (D7D0)	Protection Bit 0 (D0)	Error Counter
Command:	READ PROTECTION MEM	ORY	

•••••••											
				Address	Data						
	B7	B6	B5	B4	B3	B2	B1	B0	A7A0	D7D0	
Binary	0	0	1	1	0	1	0	0	No effect	No effect	
Hexadecimal	34 _H								No effect	No effect	




Figure 6 Read Protection Memory



2.3.3 Update Main Memory

The command programs the addressed EEPROM byte with the data byte transmitted. Depending on the old and new data, one of the following sequences will take place during the processing mode:

- erase and write (5 ms) corresponding to m = 255 clock pulses
- write without erase (2.5 ms) corresponding to m = 124 clock pulses
- erase without write (2.5 ms) corresponding to m = 124 clock pulses

	al 50 ki 12 uock tale.)		
Address (decimal)	Main Memory	Protection Memory	Security Memory
255	Data Byte 255 (D7D0)	-	-
	:		
	:		
	:		
32	Data Byte 32 (D7D0)	-	-
31	Data Byte 31 (D7D0)	Protection Bit 31 (D31)	-
	:		
	:		•

(All values at 50 kHz dock rate.)

	•		
3	Data Byte 3 (D7D0)	Protection Bit 3 (D3)	Reference Data Byte 3 (D7D0)
2	Data Byte 2 (D7D0)	Protection Bit 2 (D2)	Reference Data Byte 2 (D7 D0)
1	Data Byte 1 (D7D0)	Protection Bit 1 (D1)	Reference Data Byte 1 (D7D0)
0	Data Byte 0 (D7D0)	Protection Bit 0 (D0)	Error Counter

Command: UPDATE MAIN MEMORY

					Address	Data				
	B7	B6	B5	A7 A0	D7 D0					
Binary	0	0	1	1	1	0	0	0	Address	Input data
Hexadecimal		•		00 _H FF _H	Input data					





Figure 7 Erase and Write Main Memory






Figure 8 Erase or Write Main Memory

If the addressed byte is protected against changes (indicated by the associated written protection bit) the I/O is set to high impedance after the clock number 2 of the processing.

2.3.4 Write Protection Memory

The execution of this command contains a comparison of the entered data byte with the assigned byte in the EEPROM. In case of identity the protection bit is written thus making the data information unchangeable. If the data comparison results in data differences writing of the protection bit will be suppressed. Execution times and required dock pulses see UPDATE MAIN MEMORY.

Address (decimal)	Main Memory	Protection Memory	Security Memory
255	Data Byte 255 (07D0)	-	-
	:		
	:		
	:		
32	Data Byte 32 (07D0)	-	-
31	Data Byte 31 (07D0)	Protection Bit 31 (D31)	-
	:		
	:		
	:		
3	Data Byte 3 (07D0)	Protection Bit 3 (D3)	Reference Data Byte 3 (D7D0)
2	Data Byte 2 (07D0)	Protection Bit 2 (D2)	Reference Data Byte 2 (D7D0)
1	Data Byte 1 (D7D0)	Protection Bit 1 (D1)	Reference Data Byte 1 (07D0)
0	Data Byte 0 (D7D0)	Protection Bit 0 (D0)	Error Counter

Command: WRITE PROTECTION MEMORY

				Cor		Address	Data			
	B7	B6	A7A0	D7D0						
Binary	0 0 1 1 1 1 0 0								Address	Input data
Hexadecimal					00 _H 1F _H	Input data				



2.3.5 Read Security Memory

Similar to the read command for the protection memory this command reads out the 4 bytes of the security memory. The number of dock pulses during the outgoing data mode is 32. I/O is switched to high impedance Z by an additional pulse. Without a proceeding successful verification of the PSC the output of the reference bytes is suppressed, that means I/O outputs state L for the reference data bytes.

Address (decimal)	Main Memory	Protection Memory	Security Memory
255	Data Byte 255 (D7D0)	-	-
	:		
	:		
	:		
32	Data Byte 32 (D7D0)	-	-
31	Data Byte 31 (D7D0)	Protection Bit 31 (D31)	-
	:		
	:		
	:		
3	Data Byte 3 (D7D0)	Protection Bit 3 (D3)	Reference Data Byte 3 (07D0)
2	Data Byte 2 (D7D0)	Protection Bit 2 (D2)	Reference Data Byte 2 (D7D0)
1	Data Byte 1 (D7D0)	Protection Bit 1 (D1)	Reference Data Byte 1 (D7D0)
0	Data Byte 0 (D7D0)	Protection Bit 0 (D0)	Error Counter (0,0,0,0,0,D2,D1,D0)

Command: READ SECURITY MEMORY

					Address	Data				
	B7	B6	B5	A7AO	D7DO					
Binary	0	0	1	1	0	0	0	1	No effect	No effect
Hexadecimal		•	•	3	•	No effect	No effect			




Figure 9 Read Security Memory

2.3.6 Update Security Memory

Regarding the reference data bytes this command will only be executed if a PSC has been successfully verified before. Otherwise only each bit of the error counter (Address 0) can be written from "1" to "0". The execution times and the required clock pulses are the same as described under UPDATE MAIN MEMORY.

Command: UPDATE SECURITY MEMORY

					Address	Data				
	B7	B6	B5	A7A0 D7D0						
Binary	0 0 1 1 1 0 0								Address	Input data
Hexadecimal				39	•	00 _H 03 _H	Input data			

2.3.7 Compare Verification Data

This command can only be executed in combination with an update procedure of the error counter (see PSC verification). The command compares one byte of the entered verification data byte with the corresponding reference data byte. For this procedure clock pulses are necessary during the processing mode.

Command: COMPARE VERIFICATION DATA

					Address	Data								
	B7	B7 B6 B5 B4 B3 B2 B1 B0 A7A0 D7E												
Binary	0	0	1	Address	Input data									
Hexadecimal				00 _H 03 _H	Input data									




Figure 10 Compare Verification Data



2.4 PSC Verification

The IZE4442 requires a correct verification of the Programmable Security Code PSC stored in the Security Memory for altering data if desired.

The following procedure has to be carried out exactly as described. Any variation leads to a failure, so that a write/erase access will not be achieved. As long as the procedure has not been successfully concluded the error counter bits can only be changed from "1" to "0" but not erased.

At first an error counter bit has to be written to "0" by an UPDATE command (see **figure 11**) followed by three COMPARE VERIFICATION DATA commands beginning with byte 1 of the reference data. A successful conclusion of the whole procedure can be recognized by being able to erase the error counter which is not automatically erased. Now write/erase access to all memory areas is possible as long as the operating voltage is applied. In case of error the whole procedure can be repeated as long as erased counter bits are available. Having been enabled, the reference data are allowed to be altered like any other information in the EEPROM.

The following table gives an overview of the necessary commands for the PSC verification. The sequence of the shaded commands is mandatory.

Command	Control	Address	Data	Remark
	B7B0	A7A0	D7D0	
Read security Memory	31 _H	No effect	No effect	Check Error Counter
Update Security Memory	39 _H	00 _H	Input data	Write free bit in Error Counter input data: 0000 0ddd binary
Compare Verification Data	33 _H	01 _H	Input data	Reference Data Byte 1
Compare Verification Data	33 _H	02 _H	Input data	Reference Data Byte 2
Compare Verification Data	33 _H	03 _H	Input data	Reference Data Byte 3
Update Security Memory	39 _H	00 _H	FF _H	Erase Error Counter
Read Security Memory	31 _H	No effect	No effect	Check Error Counter

As shipped, the PSC is programmed with a code according to individual agreement with the customer. Thus, knowledge of this code is indispensable to alter data.






Figure 11 Verification Procedure

2.5 Reset Modes Reset and Answer-to-Reset (compare 2.2.1) Power on Reset

After connecting the operating voltage to VCC, I/O is high impedance Z. By all means, a read access to any address or an Answer-to-Reset must be carried out before data can be altered.

2.6 Break

If RST is set to high during CLK in state L any operation is aborted and I/O is switched to high impedance Z. Minimum duration of $t_{RES} = 5$ (us is necessary to trigger a defined valid reset. After Break the chip is ready for further operations.

2.7 Failures

Behavior in case of failures:

In case of one of the following failures, the chip sets the I/O to high impedance Z after 8 clock pulses at the latest.



Possible failures:

- Comparison unsuccessful
- Wrong command
- Wrong number of command dock pulses
- Write/erase access to already protected bytes
- Rewriting and erasing of a bit in the protection memory

2.8 Coding of the Chip

Due to security purposes every chip is irreversibly coded by a scheme. By this way fraud and misuse is excluded. The relevant data are programmed in the memory area from address 0 to 31. Afterwards the associated protection bits are programmed. As an example, figures 12 and 13 show ATR and Directory Data of Structure 1. When delivered, ATR header, ICM and ICT are programmed. BELMICROSYSTEMS programs also the AID. The AID (Application identifier) consists of 5 byte RID (Registered application provider identifier) administered by a national registration authority and of up to 11 byte PIX (Proprietary application Identifier extension). There are two possibilities: the customers AID or BELMICROSYSTEMS AID (only for sample quantities). Depending on the agreement between the customer and BELMICROSYSTEMS ICCF can be also programmed before delivery.

	Ρ	roto	oco	l by	/tes	sao	cco	rdiı	ng t	to I	SO	78	816	-3		Historical bytes according to ISO 7816-4															
Protocol Type Protocol Parameter								r	Category Indicator D						DIR Data Reference				е												
			Н	1							Н	2				H3					H4										
В	вВ	в	В	В	В	В	В	в	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	в	в
8	7	6	5	4	3	2	1	8	7	6	5	4	3	2	1	8	7	6	5	4	3	2	1	8	7	6	5	4	3	2	1
1	0	1	0	0	0	1	0	0	0	0	1	0	0	1	1	0	0	0	1	0	0	0	0	1	0	0	1	0	0	0	1

Protocol Type S RFU Structure identifier	Number of Length of Category Indicator Data Units Data Units occording to ISO 7816-4 in Bits (2**)	b8 = 1: b7 - b1 = Reference of DIR Data
0-7 = Reserved for ISO 8-E = Not dof. by ISO 8 = Seriol data access protocol 9 = 3 wire bus protocol A = 2 wire bus protocol ξ = RFU	$\begin{array}{c} 0000 = \text{No Indication} \\ 0001 = 128 \\ 0010 = 258 \\ 0011 = 512 \\ 0100 = 1024 \\ 0101 = 2048 \\ 0110 = 4096 \\ \vdots \\ 1111 = \text{RFU} \end{array}$	68 ≈ 0: 67 - 61 = RfU
x00 = Reserved for ISO 010 = General Purpose (Struc 110 = Proprietary Structure x01,x11 = For Special Existin	•	1ED01.853

Figure 13 Answer-to-Reset for Synchronous Transmission Coding of Structure 1



3 Operational Information 3.1 Memory Map

Address (decimal)	Main Memory	Protection Memory	Security Memory
255	Data Byte 255 (D7D0)		
	:		
	:		
	:		
32	Data Byte 32 (D7D0)		
31	Data Byte 31 (D7D0)	Protection Bit 31 (D31)	
	:		
	:		
	:		
3	Data Byte 3 (D7D0)	Protection Bit 3 (D3)	Reference Data Byte 3 (D7D0)
2	Data Byte 2 (D7D0)	Protection Bit 2 (D2)	Reference Data Byte 2 (07D0)
1	Data Byte 1 (D7D0)	Protection Bit 1 (D1)	Reference Data Byte 1 (07D0)
0	Data Byte 0 (D7D0)	Protection Bit 0 (D0)	Error Counter (0,0,0,0,0,D2,D1,D0)

The Data bytes 0 to 31 can be protected against further changes by programming the associated protection bit 0 to 31. The IZE4442 allows data changing only after correct verification of the Reference Data bytes. Reading of the Data bytes and of the associated protection bits is always possible.

3.2 Electrical Characteristics 3.2.1 Absolute Maximum Ratings

Parameter	Symbol	Limit	Limit Values				
		min.	max.	-			
Supply voltage	Vcc	-0.3	6.0	V			
Input voltage (any pin)	V _I	-0.3	6.0	V			
Storage temperature	T _{stg}	-40	125	°C			
Power dissipation	P _{tot}		70	mW			

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability, including EEPROM data retention and write/erase endurance. In the operating range the functions given in the circuit description are fulfilled.



3.2.2 Operation Range

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
Supply voltage	V _{cc}	4.75	5.0	5.25	V	-
Supply current	I _{CC}		3	10	mA	Vcc = 5V
Ambient temperature	T _A	0		70	°C	-

3.2.3 DC Characteristics

Parameter	Symbol	Limit Values			Unit	Test Condition	
		mln.	typ.	max.			
High level input voltage (I/O, CLK, RST)	V _{IH}	3.5		V _{CC}	V		
Low level input voltage (I/O, CLK, RST)	V _{IL}	0		0.8	V	_	
High level input current (I/O, CLK, RST)	I _{IH}			50	uA	$V_{IH} = 5V$	
Low level output current (I/O)	I _{OL}	1			mA	$V_{oL} = 0.4 V$, open drain	
High level output current (I/O)	V _{OH}			50	uA	$V_{OH} = 5 V$, open drain	
Input capacitance	Cı			10	pF		

3.2.4 AC Characteristics

The AC characteristics refer to the timing diagrams in the following. V_{IHmin} and V_{ILmax} are reference levels for measuring timing of signals.

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
RST High to CLK Setup time	<i>t</i> ₁₀	4			us	
CLK Low to RST Hold time	<i>t</i> ₁₁	4			us	
RST High time (address reset)	<i>t</i> ₁₂	20	50		us	
RST Low to I/O Valid time	<i>t</i> ₁₃			2.5	us	
RST Low to CLK Setup time	<i>t</i> ₁₄	4			us	
CLK Frequency	f _{CLK}	7		50	kHz	
CLK Rise time	t _R			1	us	



					. <u> </u>
CLK Fall time	t _F		1	us	
CLK High time	t ₁₅	9		us	
CLK Low time	<i>t</i> ₁₆	9		us	
CLK Low to I/O Valid time	<i>t</i> ₁₇		2.5	us	
Reset time for Break	<i>t</i> ₁₈	5		us	
RST High to I/O Clear time (Break)	t ₁₉	2.5		US	
I/O High time (Start Condition)	<i>t</i> ₁	10		us	
CLK High to I/O Hold time	t ₂	4		us	
I/O Low to CLK Hold time (Start Condition)	t ₃	4		us	
I/O Setup to CLK High time	t_4	1		us	
CLK Low to I/O Hold time	<i>t</i> ₅	1		us	
CLK High to I/O Clear time (Stop Condition)	<i>t</i> ₆	4		US	
CLK Low to I/O Valid time	t7		2.5	us	
CLK Low to I/O Valid time	t ₈		2.5	us	
CLK Low to I/O Clear time	t ₉		2.5	us	
Erase time	t _{ER}	2.5		ms	$f_{\rm CLK} = 50 \text{ kHz}$
Write time	t _{WR}	2.5		ms	$f_{\rm CLK} = 50 \text{ kHz}$
Power on reset time	T _{POR}		100	us	

Note: The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at $T_A = 25$ °C and the given supply voltage.

3.3 Timing Diagrams




Figure 14 Reset and Answer-to-Reset




Figure 15 Command Mode




Figure 16 Outgoing Data Mode






Figure 17 Processing Mode









Chip and Package Outlines Wire-Bonded Module M2.2

