

## 40CH Segment/Common Driver for DOT MATRIX LCD

**IZ7065**

### Features

- Display driving bias: static -1/5
- Power supply voltage:  $+5V \pm 10\%$ ,  
 $+3V \pm 10\%$
- Supply voltage for display:  $0 \sim -5V(V_{EE})$
- Interface

Driver (cascade connection)	Controller
Other IZ7065	IZ7066 KS0066 HD44780 SED1278

- CMOS Process
- Bare chip available

### Functions

- Dot matrix LCD driver with 40 channel output.
- Selectable function to use common/segment drivers simultaneously.
- Input/Output signal
  - output:  $20 \times 2$  channel waveform for LCD driving
  - input: - Serial display data and control pulse from the controller LSI.
  - Bias voltage (V1-V6)

### Introduction

The IZ7065 is a LCD driver LSI which is fabricated by low power CMOS technology. Basically this LSI consists of  $20 \times 2$  bit bidirectional shift register,  $20 \times 2$  bit data latch and  $20 \times 2$  bit driver (refer to Fig 1). This LSI can be used a common or segment driver.

## Block Diagram













Figure 1. IZ7065 functional block diagram.

## Pin Description

PIN(NO.)	INPUT/OUTPUT	NAME	DESCRIPTION	INTERFACE																										
<b>V<sub>DD</sub> (24)</b>	Power	Operating Voltage	For logical circuit (+5 V ± 10%, +3 V ± 10%) 0 V (GND)	Power Supply																										
<b>GND (34)</b>		Negative Supply Voltage	For LCD driver circuit (-5 V)																											
<b>V<sub>EE</sub> (31)</b>		Bias Voltage	Bias voltage level for LCD drive (select level)	Power																										
<b>V<sub>1</sub> V<sub>2</sub> (44,45)</b>	Input	LCD driver	LCD driver output	LCD																										
<b>SC<sub>1</sub>+SC<sub>20</sub></b>	Output	PART 1	Bias Voltage	Bias voltage level for LCD drive (nonselect level)	Power																									
<b>V<sub>3</sub> V<sub>4</sub> (46,47)</b>	Input		Data interface	Selection of the shift direction of Part 1 shift register <table border="1"> <tr><th>SHL1</th><th>DL1</th><th>DR1</th></tr> <tr><td>V<sub>DD</sub></td><td>out</td><td>in</td></tr> <tr><td>V<sub>SS</sub></td><td>in</td><td>out</td></tr> </table>	SHL1	DL1	DR1	V <sub>DD</sub>	out	in	V <sub>SS</sub>	in	out	V <sub>DD</sub> or V <sub>SS</sub>																
SHL1	DL1	DR1																												
V <sub>DD</sub>	out	in																												
V <sub>SS</sub>	in	out																												
<b>SHL1 (41)</b>	Input		Data input/output of Part 1 shift register	Controller or IZ7065																										
<b>DL1,DR1 (35,36)</b>	Input/Output		LCD driver	LCD driver output																										
<b>SC<sub>21</sub>+SC<sub>40</sub></b>	Output	PART 2	Bias Voltage	Bias voltage level for LCD drive (nonselect level)	Power																									
<b>V<sub>5</sub> V<sub>6</sub> (48,49)</b>	Input		Data interface	Selection of the shift direction of Part 2 shift register <table border="1"> <tr><th>SHL2</th><th>DL2</th><th>DR2</th></tr> <tr><td>V<sub>DD</sub></td><td>out</td><td>in</td></tr> <tr><td>V<sub>SS</sub></td><td>in</td><td>out</td></tr> </table>	SHL2	DL2	DR2	V <sub>DD</sub>	out	in	V <sub>SS</sub>	in	out	V <sub>DD</sub> or V <sub>SS</sub>																
SHL2	DL2	DR2																												
V <sub>DD</sub>	out	in																												
V <sub>SS</sub>	in	out																												
<b>SHL2 (42)</b>	Input		Data input/output of Part 2 shift register	Controller or IZ7065B																										
<b>DL2,DR2 (37,38)</b>	Input/Output		Alternated signal for LCD driver output	<table border="1"> <tr><th>PART</th><th>FCS</th><th>CL1</th><th>CL2</th><th>M polarity</th></tr> <tr><td>1</td><td>V<sub>SS</sub></td><td>latch clock </td><td>shift clock </td><td>M</td></tr> <tr><td></td><td>V<sub>DD</sub></td><td></td><td></td><td></td></tr> <tr><td>2</td><td>V<sub>SS</sub></td><td>shift clock </td><td>latch clock </td><td>—M</td></tr> <tr><td></td><td>V<sub>DD</sub></td><td></td><td></td><td></td></tr> </table> <p>Shift/latch clock of display data and polarity of M signal are changed by FCS signal. By setting FCS to V<sub>DD</sub> level, user can select the function that use Part 1 as segment driver and Part 2 as common driver simultaneously.</p>	PART	FCS	CL1	CL2	M polarity	1	V <sub>SS</sub>	latch clock 	shift clock 	M		V <sub>DD</sub>				2	V <sub>SS</sub>	shift clock 	latch clock 	—M		V <sub>DD</sub>				Controller
PART	FCS	CL1	CL2	M polarity																										
1	V <sub>SS</sub>	latch clock 	shift clock 	M																										
	V <sub>DD</sub>																													
2	V <sub>SS</sub>	shift clock 	latch clock 	—M																										
	V <sub>DD</sub>																													
<b>M (40)</b>	Input																													
<b>CL1,CL2 (32,33)</b>	Input																													
<b>FCS (43)</b>	Input																													
<b>NC(39)</b>			No connection pin	N.C																										

**Maximum Absolute Limit (Ta = 25°C)**

Characteristic	Symbol	Value	Unit
Operating Voltage	V <sub>DD</sub>	-0.3 ~ 7.0	V
Driver Supply Voltage	V <sub>LCD</sub>	V <sub>DD</sub> - 13.5 ~ V <sub>DD</sub> + 0.3	V
Input Voltage 1	V <sub>IN1</sub>	- 0.3 ~ V <sub>DD</sub> + 0.3	V
Input Voltage 2 (V <sub>1</sub> -V <sub>6</sub> )	V <sub>IN2</sub>	V <sub>DD</sub> + 0.3 ~ V <sub>EE</sub> - 0.3	V
Operating Temperature	T <sub>OPR</sub>	-30 ~ +85	°C
Storage Temperature	T <sub>STG</sub>	-55 ~ +125	°C

Voltage greater than above may damage to then circuit.

V<sub>EE</sub>: connect protection resistor (220Ω ± 5%)

\* Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device.

These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.

Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**Electrical Characteristics****DC characteristics (V<sub>DD</sub>=2.7~5.5V, V<sub>DD</sub> - V<sub>EE</sub> =3~13V, V<sub>SS</sub>=0V, Ta=-30 ~ +85°C)**

Characteristic	Symbol	Test Condition	Min	Max	Unit	Applicable pin
Operating Current *	I <sub>DD</sub>	f <sub>CL2</sub> =400KHz	-	1	mA	-
Supply Current *	I <sub>EE</sub>	f <sub>CL1</sub> =1KHz	-	10	μA	
Input High Voltage	V <sub>IH</sub>	-	0.7V <sub>DD</sub>	V <sub>DD</sub>	V	CL1, CL2, DL1, DL2, DR1, DR2, SHL1, SHL2, M, FCS
Input Low Voltage	V <sub>IL</sub>		0	0.3V <sub>DD</sub>		
Input Leakage Current	I <sub>LKG</sub>	V <sub>IN</sub> =0-V <sub>DD</sub>	-5	5	μA	
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -0.4mA	V <sub>DD</sub> -0.4	-	V	DL1, DL2, DR1, DR2 V(V <sub>1</sub> -V <sub>6</sub> ), SC(SC <sub>1</sub> -SC <sub>40</sub> )
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = +0.4mA	-	0.4		
Voltage Descending	V <sub>D1</sub>	I <sub>ON</sub> =0.1mA for one of SC1-SC40	-	1.1		
	V <sub>D2</sub>	I <sub>ON</sub> =0.5mA for each SC1-SC40	-	1.5		
Leakage Current	I <sub>V</sub>	V <sub>IH</sub> = V <sub>DD</sub> ~ V <sub>EE</sub> (Output SC1-SC40:floating)	-10	10	μA	V <sub>1</sub> -V <sub>6</sub>


\* V<sub>DD</sub>-V<sub>EE</sub>=4V

**AC characteristics (V<sub>DD</sub>=2.7~5.5V, V<sub>DD</sub> - V<sub>EE</sub> =3~13V, V<sub>SS</sub>=0V, Ta=-30 ~ +85°C )**


Characteristic	Symbol	Test Condition	Min	Max	Unit	Applicable pin
Data Shift Frequency	f <sub>CL</sub>	-	-	400	KHz	CL2
Clock High Level Width	t <sub>WCKH</sub>	-	800	-	ns	CL1, CL2
Clock Low Level Width	t <sub>WCKL</sub>	-	800	-		CL2
Clock Set-up Time	t <sub>LS</sub>	from CL2 to CL1	500	-		CL1, CL2
	t <sub>LS</sub>	from CL1 to CL2	500	-		
Clock Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>	-	-	200		
Data Set-up Time	t <sub>SU</sub>	-	300	-		DL1, DL2, DR1, DR2, FLM
Data Hold Time	t <sub>DH</sub>	-	300	-		
Data Delay Time	t <sub>D</sub>	CL=15pF	-	500		

Input/Output current excluded; When input is at the intermediate level with CMOS, excessive current flows through the input circuit to the power supply, To avoid this, input level must be fixed at "H" or "L".

### Application Circuit



## Pad Diagram



Chip size: 2100 x 2600  $\mu\text{m}$   
Pad size : 92 x 92  $\mu\text{m}$

**Pad Location**

Unit (um)

PAD NUMBER	PAD NAME	COORDINATE	
		X	Y
1	V <sub>EE</sub>	1680	85
2	CL <sub>1</sub>	1910	85
3	CL <sub>2</sub>	1925	315
4	V <sub>SS</sub>	1925	405
5	DL <sub>1</sub>	1925	555
6	DR <sub>1</sub>	1925	690
7	DL <sub>2</sub>	1925	815
8	DR <sub>2</sub>	1925	940
9	M	1925	1065
10	SHL <sub>1</sub>	1925	1190
11	SHL <sub>2</sub>	1925	1315
12	FCS	1925	1440
13	V <sub>1</sub>	1925	1611
14	V <sub>2</sub>	1925	1736
15	V <sub>3</sub>	1925	1861
16	V <sub>4</sub>	1925	1986
17	V <sub>5</sub>	1925	2116
18	V <sub>6</sub>	1925	2270
19	SC <sub>40</sub>	1905	2420
20	SC <sub>39</sub>	1670	2425
21	SC <sub>38</sub>	1545	2425
22	SC <sub>37</sub>	1420	2425
23	SC <sub>36</sub>	1295	2425
24	SC <sub>35</sub>	1170	2425
25	SC <sub>30</sub>	1045	2425
26	SC <sub>31</sub>	920	2425
27	SC <sub>32</sub>	795	2425
28	SC <sub>33</sub>	670	2425
29	SC <sub>34</sub>	545	2425
30	SC <sub>29</sub>	410	2425

PAD NUMBER	PAD NAME	COORDINATE	
		X	Y
31	SC <sub>28</sub>	245	2425
32	SC <sub>27</sub>	85	2320
33	SC <sub>26</sub>	85	2145
34	SC <sub>25</sub>	85	2005
35	SC <sub>24</sub>	85	1880
36	SC <sub>23</sub>	85	1755
37	SC <sub>22</sub>	85	1610
38	SC <sub>21</sub>	85	1485
39	SC <sub>20</sub>	85	1360
40	SC <sub>19</sub>	85	1235
41	SC <sub>18</sub>	85	1110
42	SC <sub>17</sub>	85	985
43	SC <sub>16</sub>	85	860
44	SC <sub>15</sub>	85	735
45	SC <sub>14</sub>	85	610
46	SC <sub>13</sub>	85	475
47	SC <sub>12</sub>	85	330
48	SC <sub>9</sub>	120	85
49	SC <sub>10</sub>	274	85
50	SC <sub>11</sub>	418	85
51	SC <sub>8</sub>	554	85
52	SC <sub>7</sub>	679	85
53	V <sub>DD</sub>	804	85
54	SC <sub>6</sub>	929	85
55	SC <sub>5</sub>	1054	85
56	SC <sub>4</sub>	1179	85
57	SC <sub>3</sub>	1304	85
58	SC <sub>2</sub>	1429	85
59	SC <sub>1</sub>	1554	85