

40CH Segment/Common Driver for DOT MATRIX LCD

IZ7065

Features

- Display driving bias: static -1/5
- Power supply voltage: +5V \pm 10%,
+3V \pm 10%
- Supply voltage for display: 0 ~ -5V(V_{EE})
- Interface

Driver (cascade connection)	Controller
Other IZ7065	IZ7066 KS0066 HD44780 SED1278

- CMOS Process
- Bare chip available

Functions

- Dot matrix LCD driver with 40 channel output.
- Selectable function to use common/segment drivers simultaneously.
- Input/Output signal
 - output: 20 \times 2 channel waveform for LCD driving
 - input: - Serial display data and control pulse from the controller LSI.
 - Bias voltage (V1-V6)

Introduction

The IZ7065 is a LCD driver LSI which is fabricated by low power CMOS technology. Basically this LSI consists of 20 \times 2 bit bidirectional shift register, 20 \times 2 bit data latch and 20 \times 2 bit driver (refer to Fig 1). This LSI can be used a common or segment driver.

Block Diagram




Figure 1. IZ7065 functional block diagram.

Pin Description

PIN(NO.)	INPUT/OUTPUT	NAME		DESCRIPTION	INTER-FACE																				
V _{DD} (24)	Power	Operating Voltage		For logical circuit (+5 V ± 10%, +3 V ± 10%)	Power Supply																				
GND (34)				0 V (GND)																					
V _{EE} (31)		Negative Supply Voltage		For LCD driver circuit (-5 V)																					
V ₁ V ₂ (44,45)	Input	Bias Voltage		Bias voltage level for LCD drive (select level)	Power																				
SC ₁ +SC ₂₀	Output	PART 1	LCD driver	LCD driver output	LCD																				
V ₃ V ₄ (46,47)	Input		Bias Voltage	Bias voltage level for LCD drive (nonselect level)	Power																				
SHL1 (41)	Input		Data interface	Selection of the shift direction of Part 1 shift register <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>SHL1</td> <td>DL1</td> <td>DR1</td> </tr> <tr> <td>V_{DD}</td> <td>out</td> <td>in</td> </tr> <tr> <td>V_{SS}</td> <td>in</td> <td>out</td> </tr> </table>	SHL1	DL1	DR1	V _{DD}	out	in	V _{SS}	in	out	V _{DD} or V _{SS}											
SHL1	DL1		DR1																						
V _{DD}	out	in																							
V _{SS}	in	out																							
DL1,DR1 (35,36)	Input/Output	Data input/output of Part 1 shift register		Controller or IZ7065																					
SC ₂₁ +SC ₄₀	Output	PART 2	LCD driver	LCD driver output	Power																				
V ₅ V ₆ (48,49)	Input		Bias Voltage	Bias voltage level for LCD drive (nonselect level)																					
SHL2 (42)	Input		Data interface	Selection of the shift direction of Part 2 shift register <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>SHL2</td> <td>DL2</td> <td>DR2</td> </tr> <tr> <td>V_{DD}</td> <td>out</td> <td>in</td> </tr> <tr> <td>V_{SS}</td> <td>in</td> <td>out</td> </tr> </table>	SHL2	DL2	DR2	V _{DD}	out	in	V _{SS}	in	out	V _{DD} or V _{SS}											
SHL2	DL2		DR2																						
V _{DD}	out	in																							
V _{SS}	in	out																							
DL2,DR2 (37,38)	Input/Output	Data input/output of Part 2 shift register		Controller or IZ7065B																					
M (40)	Input	Alternated signal for LCD driver output		<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>PART</th> <th>FCS</th> <th>CL1</th> <th>CL2</th> <th>M polarity</th> </tr> </thead> <tbody> <tr> <td rowspan="2">1</td> <td>V_{SS}</td> <td>latch clock</td> <td>shift clock</td> <td rowspan="2">M</td> </tr> <tr> <td>V_{DD}</td> <td>()</td> <td>()</td> </tr> <tr> <td rowspan="2">2</td> <td>V_{SS}</td> <td>shift clock</td> <td>latch clock</td> <td rowspan="2">M̄</td> </tr> <tr> <td>V_{DD}</td> <td>()</td> <td>()</td> </tr> </tbody> </table>	PART	FCS	CL1	CL2	M polarity	1	V _{SS}	latch clock	shift clock	M	V _{DD}	()	()	2	V _{SS}	shift clock	latch clock	M̄	V _{DD}	()	()
PART	FCS	CL1	CL2		M polarity																				
1	V _{SS}	latch clock	shift clock		M																				
	V _{DD}	()	()																						
2	V _{SS}	shift clock	latch clock	M̄																					
	V _{DD}	()	()																						
CL1,CL2 (32,33)	Input	Data shift / latch clock																							
FCS (43)	Input	Mode selection		Shift/latch clock of display data and polarity of M signal are changed by FCS signal. By setting FCS to V _{DD} level, user can select the function that use Part 1 as segment driver and Part 2 as common driver simultaneously.																					
NC(39)				No connection pin	N.C																				

Maximum Absolute Limit (Ta = 25 °C)

Characteristic	Symbol	Value	Unit
Operating Voltage	V _{DD}	-0.3 ~ 7.0	V
Driver Supply Voltage	V _{LCD}	V _{DD} - 13.5 ~ V _{DD} + 0.3	V
Input Voltage 1	V _{IN1}	- 0.3 ~ V _{DD} + 0.3	V
Input Voltage 2 (V ₁ -V ₆)	V _{IN2}	V _{DD} + 0.3 ~ V _{EE} - 0.3	V
Operating Temperature	T _{OPR}	-30 ~ +85	°C
Storage Temperature	T _{STG}	-55 ~ +125	°C

Voltage greater than above may damage to then circuit.

V_{EE}: connect protection resistor (220Ω ± 5%)

* Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device.

These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied.

Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Electrical Characteristics**DC characteristics (V_{DD}=2.7~5.5V, V_{DD} - V_{EE} =3~13V, V_{SS}=0V, Ta=-30 ~ +85°C)**

Characteristic	Symbol	Test Condition	Min	Max	Unit	Applicable pin
Operating Current *	I _{DD}	f _{CL2} =400KHz	-	1	mA	-
Supply Current *	I _{EE}	f _{CL1} =1KHz	-	10	μA	
Input High Voltage	V _{IH}	-	0.7V _{DD}	V _{DD}	V	CL1, CL2, DL1, DL2, DR1, DR2,
Input Low Voltage	V _{IL}	-	0	0.3V _{DD}	V	
Input Leakage Current	I _{LKG}	V _{IN} =0-V _{DD}	-5	5	μA	SHL1, SHL2, M, FCS
Output High Voltage	V _{OH}	I _{OH} = -0.4mA	V _{DD} -0.4	-	V	DL1, DL2, DR1, DR2
Output Low Voltage	V _{OL}	I _{OL} = +0.4mA	-	0.4		
Voltage Descending	V _{D1}	I _{ON} =0.1mA for one of SC1-SC40	-	1.1	V	V(V ₁ -V ₆), SC(SC ₁ -SC ₄₀)
	V _{D2}	I _{ON} =0.5mA for each SC1-SC40	-	1.5		
Leakage Current	I _V	V _{IH} = V _{DD} ~ V _{EE} (Output SC1-SC40:floating)	-10	10	μA	V ₁ -V ₆


* V_{DD}-V_{EE}=4V

AC characteristics (V_{DD}=2.7~5.5V, V_{DD} - V_{EE} =3~13V, V_{SS}=0V, Ta=-30 ~ +85°C)


Characteristic	Symbol	Test Condition	Min	Max	Unit	Applicable pin
Data Shift Frequency	f _{CL}	-	-	400	KHz	CL2
Clock High Level Width	t _{wCKH}	-	800	-	ns	CL1, CL2
Clock Low Level Width	t _{wCKL}	-	800	-		CL2
Clock Set-up Time	t _{LS}	from CL2 to CL1	500	-		CL1, CL2
	t _{LS}	from CL1 to CL2	500	-		
Clock Rise/Fall Time	t _r /t _f	-	-	200		DL1, DL2, DR1, DR2, FLM
Data Set-up Time	t _{SU}	-	300	-		
Data Hold Time	t _{DH}	-	300	-		
Data Delay Time	t _D	CL=15pF	-	500		DL1, DL2, DR1, DR2

Input/Output current excluded; When input is at the intermediate level with CMOS, excessive current flows through the input circuit to the power supply, To avoid this, input level must be fixed at "H" or "L".

Application Circuit



Pad Diagram



Chip size: 2100 x 2600 μm
 Pad size : 92 x 92 μm

Pad Location

Unit (um)

PAD NUMBER	PAD NAME	COORDINATE		PAD NUMBER	PAD NAME	COORDINATE	
		X	Y			X	Y
1	V _{EE}	1680	85	31	SC ₂₈	245	2425
2	CL ₁	1910	85	32	SC ₂₇	85	2320
3	CL ₂	1925	315	33	SC ₂₆	85	2145
4	V _{SS}	1925	405	34	SC ₂₅	85	2005
5	DL ₁	1925	555	35	SC ₂₄	85	1880
6	DR ₁	1925	690	36	SC ₂₃	85	1755
7	DL ₂	1925	815	37	SC ₂₂	85	1610
8	DR ₂	1925	940	38	SC ₂₁	85	1485
9	M	1925	1065	39	SC ₂₀	85	1360
10	SHL ₁	1925	1190	40	SC ₁₉	85	1235
11	SHL ₂	1925	1315	41	SC ₁₈	85	1110
12	FCS	1925	1440	42	SC ₁₇	85	985
13	V ₁	1925	1611	43	SC ₁₆	85	860
14	V ₂	1925	1736	44	SC ₁₅	85	735
15	V ₃	1925	1861	45	SC ₁₄	85	610
16	V ₄	1925	1986	46	SC ₁₃	85	475
17	V ₅	1925	2116	47	SC ₁₂	85	330
18	V ₆	1925	2270	48	SC ₉	120	85
19	SC ₄₀	1905	2420	49	SC ₁₀	274	85
20	SC ₃₉	1670	2425	50	SC ₁₁	418	85
21	SC ₃₈	1545	2425	51	SC ₈	554	85
22	SC ₃₇	1420	2425	52	SC ₇	679	85
23	SC ₃₆	1295	2425	53	V _{DD}	804	85
24	SC ₃₅	1170	2425	54	SC ₆	929	85
25	SC ₃₀	1045	2425	55	SC ₅	1054	85
26	SC ₃₁	920	2425	56	SC ₄	1179	85
27	SC ₃₂	795	2425	57	SC ₃	1304	85
28	SC ₃₃	670	2425	58	SC ₂	1429	85
29	SC ₃₄	545	2425	59	SC ₁	1554	85
30	SC ₂₉	410	2425				