

n-channel JFETs designed for . . .



Performance Curves NVA See Section 4

- Analog Switches
- Choppers
- Commutators


BENEFITS

- Very Low Insertion Loss
 $r_{DS(on)} < 3 \Omega$ (J105)
- No Offset or Error Voltages Generated by Closed Switch
Purely Resistive
High Isolation Resistance from Driver

ABSOLUTE MAXIMUM RATINGS (25°C)

Gate-Drain or Gate-Source Voltage - 25 V
 Gate Current 50 mA
 Total Device Dissipation at 25°C Ambient
 (Derate 3.27 mW/°C). 360 mW
 Operating Temperature Range. -55 to 135°C
 Storage Temperature Range. -55 to 150°C
 Lead Temperature Range
 (1/16" from case for 10 seconds) 300°C

TO-92
See Section 6



ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)

Characteristic	J105			J106			J107			Unit	Test Conditions
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
1 I _{GSS} Gate Reverse Current (Note 1)			-3			-3			-3	nA	V _{DS} = 0 V, V _{GS} = -15 V
2 V _{GS(off)} Gate-Source Cutoff Voltage	-4.5		-10	-2		-6	-0.5		-4.5	V	V _{DS} = 5 V, I _D = 1 μA
3 BV _{GSS} Gate-Source Breakdown Voltage	-25			-25			-25				V _{DS} = 0 V, I _G = -1 μA
4 I _{DSS} Drain Saturation Current (Note 2)	500			200			100			mA	V _{DS} = 15 V, V _{GS} = 0 V
5 I _{D(off)} Drain Cutoff Current (Note 1)			3			3			3	nA	V _{DS} = 5 V, V _{GS} = -10 V
6 r _{DS(on)} Drain Source ON Resistance			3			6			8	Ω	V _{DS} ≤ 0.1 V, V _{GS} = 0 V
7 C _{dg(off)} Drain Gate OFF Capacitance			35			35			35		V _{DS} = 0 V, V _{GS} = -10 V f = 1 MHz
8 C _{sg(off)} Source Gate OFF Capacitance			35			35			35		
9 C _{dg(on)} + C _{sg(on)} Drain Gate plus Source Gate ON Capacitance			160			160			160	pF	
10 t _{d(on)} Turn On Delay Time		15			15			15		Switching Time Test Conditions J105 J106 J107 V _{DD} 1.5 V 1.5 V 1.5 V V _{GS(off)} -12 V -7 V -5 V R _L 50 Ω 50 Ω 50 Ω	
11 t _r Rise Time		20			20			20	ns		
12 t _{d(off)} Turn Off Delay Time		15			15			15			
13 t _f Fall Time		20			20			20			

NOTES:

1. Approximately doubles for every 10°C increase in T_A.
2. Pulse test duration = 300 μs; duty cycle ≤ 3%.

NVA