

monolithic dual n-channel JFETs designed for . . .



J1401 J1402 J1403 J1404 J1405 J1406

- FET Input Amplifiers
- Low and Medium Frequency Amplifiers
- Impedance Converters
- Precision Instrumentation Amplifiers
- Comparators

ABSOLUTE MAXIMUM RATINGS (25°C)



Gate-Drain or Gate-Source Voltage	50 V
Forward Gate Current	10 mA
Device Dissipation (each side) @ T _A = 85°C derate 7.5 mW/°C	300 mW
Total Device Dissipation @ T _A = 85°C derate 11 mW/°C	500 mW
Storage Temperature Range	-55 to +150°C

Performance Curves NNR See Section 4

BENEFITS

- Low Cost
- Automatic Insertion Package
- Symmetrical Pin-Out Allows Socket Insertion in Either Direction
- Minimum System Error and Calibration
 - 5 mV Offset Maximum (J1401)
 - 95 dB Minimum CMRR (J1401-4)
- Operates from Low Power Supply Voltages
 - V_{GS(off)} < 2.5V
- Simplifies Amplifier Design
 - Output Conductance < 2 μmho
- Low Noise
 - e_n = 6 nV/√Hz at 10 Hz Typical

8-Pin Mini DIP See Section 5



ELECTRICAL CHARACTERISTICS (@ 25°C unless otherwise noted)

Characteristic	J1401		J1402		J1403		J1404		J1405		J1406		Unit	Test Conditions
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
1 BV _{GSS} Gate-Source Breakdown Voltage	-50	-50	-50	-50	-50	-50	-50	-50	-50	-50	-50	-50	V	V _{DS} = 0, I _G = -1 μA
2 I _{GSS} Gate Reverse Current (Note 1)	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	μA	V _{DS} = 0, V _{GS} = -30 V
3 V _{GS(off)} Gate-Source Cutoff Voltage	-5	-2.5	-5	-2.5	-5	-2.5	-5	-2.5	-5	-2.5	-5	-2.5	V	V _{DS} = 15 V, I _D = 1 nA
4 V _{GS} Gate-Source Voltage (on)	-2.3	-2.3	-2.3	-2.3	-2.3	-2.3	-2.3	-2.3	-2.3	-2.3	-2.3	-2.3	nA	V _{DG} = 15 V, I _D = 200 μA
5 I _{DSS} Saturation Drain Current (Note 2)	0.5	10.0	0.5	10.0	0.5	10.0	0.5	10.0	0.5	10.0	0.5	10.0	mA	V _{DS} = 10 V, V _{GS} = 0
6 I _G Gate Current (Note 1)	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	μA	V _{DG} = 15 V,
	-60	-60	-60	-60	-60	-60	-60	-60	-60	-60	-60	-60	μA	I _D = 200 μA, T _A = 125°C
8 BV _{G1} - G ₂ Gate-Gate Breakdown Voltage	+50	+50	+50	+50	+50	+50	+50	+50	+50	+50	+50	+50	V	V _{DS} = 0, V _{GS} = 0, I _G = 1 μA
9 β _{fs} Common-Source Forward Transconductance (Note 2)	2000	7000	2000	7000	2000	7000	2000	7000	2000	7000	2000	7000	μmho	V _{DS} = 10 V, V _{GS} = 0
10 β _{os} Common-Source Output Conductance	20	20	20	20	20	20	20	20	20	20	20	20	μmho	f = 1 kHz
11 β _{fs} Common-Source Forward Transconductance	1000	1600	1000	1600	1000	1600	1000	1600	1000	1600	1000	1600	μmho	V _{DG} = 15 V, I _D = 200 μA
12 β _{os} Common-Source Output Conductance	2.0	2.0	2.0	2.0	2.0	2.0	2.0	2.0	2.0	2.0	2.0	2.0	μmho	f = 1 MHz
13 C _{iss} Common-Source Input Capacitance	8.0	8.0	8.0	8.0	8.0	8.0	8.0	8.0	8.0	8.0	8.0	8.0	pF	f = 1 MHz
14 C _{rss} Common-Source Reverse Transfer Capacitance	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	pF	f = 1 MHz
15 e _n Equivalent Short-Circuit Input Noise Voltage	20	20	20	20	20	20	20	20	20	20	20	20	nV/√Hz	V _{DS} = 15 V, V _{GS} = 0, f = 10 Hz
16 CMRR Common-Mode Rejection Ratio (Note 3)	95	95	95	95	95	95	90						dB	V _{DG} = 10 to 20 V, I _D = 200 μA
17 V _{GS1} - V _{GS2} Differential Gate-Source Voltage	5	10	10	10	15	20	40						mV	V _{DG} = 10 V, I _D = 200 μA
18 Δ(V _{GS1} - V _{GS2})/ΔT Gate-Source Voltage Differential Drift (Note 4)	10	10	25	25	40								μV/°C	V _{DG} = 10 V, I _D = 200 μA, T _A = -55° to +125°C, T _C = 125°C

NOTES:
 1. Approximately doubles for every 10°C increase in T_A.
 2. Pulse test duration = 300 μsec; duty cycle < 3%.
 3. CMRR = 20log₁₀ (ΔV_{DD} / Δ(V_{GS1} - V_{GS2})). ΔV_{DD} = 10 V.
 4. Measured at end points, T_A, T_B and T_C.

3