

# monolithic dual n-channel JFETs designed for . . .

- FET Input Amplifiers
- Low and Medium Frequency Amplifiers
- Impedance Converters
- Precision Instrumentation Amplifiers
- Comparators

## ABSOLUTE MAXIMUM RATINGS (25°C)

Gate-Drain or Gate-Source Voltage . . . . .	50 V
Forward Gate Current . . . . .	10 mA
Device Dissipation (each side)	
@ TA = 85°C derate 7.5 mW/°C . . . . .	300 mW
Total Device Dissipation	
@ TA = 85°C derate 11 mW/°C . . . . .	500 mW
Storage Temperature Range . . . . .	-55 to +150°C

## ELECTRICAL CHARACTERISTICS (@ 25°C unless otherwise noted)

Characteristic	J1401 J1402 J1403 J1404 J1405 J1406							Unit	Test Conditions	
	Min	Max	Min	Max	Min	Max	Min			
BV <sub>GSS</sub> Gate-Source Breakdown Voltage	-50	-50	-50	-50	-50	-50	-50	V	V <sub>DS</sub> = 0, I <sub>G</sub> = -1 μA	
I <sub>GS</sub> Gate Reverse Current (Note 1)	-100	-100	-100	-100	-100	-100	-100	pA	V <sub>DS</sub> = 0, V <sub>GS</sub> = -30 V	
V <sub>GS(off)</sub> Gate-Source Cutoff Voltage	-5	-2.5	-5	-2.5	-5	-2.5	-5	V	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 1 nA	
V <sub>GS</sub> Gate-Source Voltage (on)	-2.3	-2.3	-2.3	-2.3	-2.3	-2.3	-2.3	V	V <sub>DG</sub> = 15 V, I <sub>D</sub> = 200 μA	
I <sub>DSS</sub> Saturation Drain Current (Note 2)	0.5	10.0	0.5	10.0	0.5	10.0	0.5	10.0	mA	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0
I <sub>G</sub> Gate Current (Note 1)	-100	-100	-100	-100	-100	-100	-100	pA	V <sub>DG</sub> = 15 V, I <sub>D</sub> = 200 μA	
BV <sub>G1 - G2</sub> Gate-Gate Breakdown Voltage	+50	+50	+50	+50	+50	+50	+50	V	V <sub>DS</sub> = 0, V <sub>GS</sub> = 0, I <sub>G</sub> = 1 μA	
g <sub>fs</sub> Common-Source Forward Transconductance (Note 2)	2000	7000	2000	7000	2000	7000	2000	7000	μmho	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0
g <sub>os</sub> Common-Source Output Conductance	20	20	20	20	20	20	20	20		f = 1 kHz
g <sub>fs</sub> Common-Source Forward Transconductance	1000	1600	1000	1600	1000	1600	1000	1600	μmho	V <sub>DG</sub> = 15 V, I <sub>D</sub> = 200 μA
g <sub>os</sub> Common-Source Output Conductance	2.0	2.0	2.0	2.0	2.0	2.0	2.0	2.0		f = 1 MHz
C <sub>iss</sub> Common-Source Input Capacitance	8.0	8.0	8.0	8.0	8.0	8.0	8.0	8.0	pF	V <sub>DG</sub> = 15 V, I <sub>D</sub> = 200 μA
C <sub>rss</sub> Common-Source Reverse Transfer Capacitance	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	pF	V <sub>DG</sub> = 15 V, I <sub>D</sub> = 200 μA
e <sub>N</sub> Equivalent Short-Circuit Input Noise Voltage	20	20	20	20	20	20	20	20	nV/√Hz	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0
CMRR Common Mode Rejection Ratio (Note 3)	95	95	95	95	90				dB	V <sub>DG</sub> = 10 to 20 V, I <sub>D</sub> = 200 μA
IV <sub>G1</sub> - V <sub>GS2</sub>   Differential Gate-Source Voltage	5	10	10	15	20	40		mV	V <sub>DG</sub> = 10 V, I <sub>D</sub> = 200 μA	
Δ(V <sub>G1</sub> - V <sub>GS2</sub> ) ΔT Differential Drift (Note 4)	10	10	25	25	40	80	μV/°C	V <sub>DG</sub> = 10 V, I <sub>D</sub> = 200 μA	T <sub>A</sub> = -55°, T <sub>B</sub> = +25° T <sub>C</sub> = +125°	

### NOTES:

- Approximately doubles for every 10°C increase in T<sub>A</sub>.
- Pulse test duration = 300 μsec; duty cycle ≤ 3%.
- CMRR = 20log<sub>10</sub>  $\frac{\Delta V_{DD}}{\Delta(V_{G1} - V_{GS2})}$ , ΔV<sub>DD</sub> = 10 V.
- Measured at end points, T<sub>A</sub>, T<sub>B</sub> and T<sub>C</sub>.

## Performance Curves NNR See Section 4

### BENEFITS

- Low Cost
- Automatic Insertion Package
- Symmetrical Pin-Out Allows Socket Insertion in Either Direction
- Minimum System Error and Calibration
- 5 mV Offset Maximum (J1401)
- 95 dB Minimum CMRR (J1401-4)
- Operates from Low Power Supply Voltages
- V<sub>GS(off)</sub> < 2.5V
- Simplifies Amplifier Design
- Output Conductance < 2 μmho
- Low Noise
- e<sub>N</sub> = 6 nV/√Hz at 10 Hz Typical

