

# monolithic dual n-channel JFETs designed for . . .



- FET Input Amplifiers
- Low and Medium Frequency Amplifiers
- Impedance Converters
- Precision Instrumentation Amplifiers
- Comparators

## Performance Curves NNR See Section 4



### BENEFITS

- Low Cost, Automated Insertion Package
- Minimum System Error and Calibration
  - 5 mV Offset Maximum (J401)
  - 95 dB Minimum CMRR (J401-04)
- Low Drift with Temperature
  - 10  $\mu\text{V}/^\circ\text{C}$  Maximum (J401, 02)
- Operates from Low Power Supply Voltages
  - $V_{GS(\text{off})} < 2.5\text{ V}$
- Simplifies Amplifier Design
  - Output Conductance  $< 2\ \mu\text{mho}$
- Low Noise
  - $\bar{e}_n = 6\ \text{nV}/\sqrt{\text{Hz}}$  at 10 Hz Typical

### ABSOLUTE MAXIMUM RATINGS (25°C)

Gate-Drain or Gate-Source Voltage . . . . .	50 V
Forward Gate Current . . . . .	10 mA
Device Dissipation (each side) @ $T_A = 85^\circ\text{C}$ derate 7.5 mW/ $^\circ\text{C}$ . . . . .	300 mW
Total Device Dissipation @ $T_A = 85^\circ\text{C}$ derate 11 mW/ $^\circ\text{C}$ . . . . .	500 mW
Storage Temperature Range . . . . .	-55 to +150°C

8-Pin Mini DIP See Section 5



### ELECTRICAL CHARACTERISTICS (@ 25°C unless otherwise noted)

Characteristic	J401		J402		J403		J404		J405		J406		Unit	Test Conditions
	Min	Max												
1 BV <sub>GSS</sub> Gate-Source Breakdown Voltage	-50	-50	-50	-50	-50	-50	-50	-50	-50	-50	-50	-50	V	$V_{DS} = 0, I_G = -1\ \mu\text{A}$
2 I <sub>GSS</sub> Gate Reverse Current (Note 1)	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	$\mu\text{A}$	$V_{DS} = 0, V_{GS} = -30\text{ V}$
3 V <sub>GS(off)</sub> Gate-Source Cutoff Voltage	-5	-2.5	-5	-2.5	-5	-2.5	-5	-2.5	-5	-2.5	-5	-2.5	V	$V_{DS} = 15\text{ V}, I_D = 1\ \text{nA}$
4 V <sub>GS</sub> Gate-Source Voltage (on)	-2.3	-2.3	-2.3	-2.3	-2.3	-2.3	-2.3	-2.3	-2.3	-2.3	-2.3	-2.3	V	$V_{DG} = 15\text{ V}, I_D = 200\ \mu\text{A}$
5 I <sub>DSS</sub> Saturation Drain Current (Note 2)	0.5	10.0	0.5	10.0	0.5	10.0	0.5	10.0	0.5	10.0	0.5	10.0	mA	$V_{DS} = 10\text{ V}, V_{GS} = 0$
6 I <sub>G</sub> Gate Current (Note 1)	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	$\mu\text{A}$	$V_{DG} = 15\text{ V}, I_D = 200\ \mu\text{A}$
7 I <sub>G</sub> Gate Current (Note 1)	-60	-60	-60	-60	-60	-60	-60	-60	-60	-60	-60	-60	nA	$T_A = 125^\circ\text{C}$
8 BV <sub>G1-G2</sub> Gate-Gate Breakdown Voltage	+50	+50	+50	+50	+50	+50	+50	+50	+50	+50	+50	+50	V	$V_{DS} = 0, V_{GS} = 0, I_G = +1\ \mu\text{A}$
9 $\beta_f$ Common-Source Forward Transconductance (Note 2)	2000	7000	2000	7000	2000	7000	2000	7000	2000	7000	2000	7000	$\mu\text{mho}$	$V_{DS} = 10\text{ V}, V_{GS} = 0$
10 $\rho_{os}$ Common-Source Output Conductance	20	20	20	20	20	20	20	20	20	20	20	20	$\mu\text{mho}$	$f = 1\ \text{kHz}$
11 $\beta_f$ Common-Source Forward Transconductance	1000	1600	1000	1600	1000	1600	1000	1600	1000	1600	1000	1600	$\mu\text{mho}$	$V_{DG} = 15\text{ V}, I_D = 200\ \mu\text{A}$
12 $\rho_{os}$ Common-Source Output Conductance	2.0	2.0	2.0	2.0	2.0	2.0	2.0	2.0	2.0	2.0	2.0	2.0	$\mu\text{mho}$	$f = 1\ \text{MHz}$
13 C <sub>iss</sub> Common-Source Input Capacitance	8.0	8.0	8.0	8.0	8.0	8.0	8.0	8.0	8.0	8.0	8.0	8.0	pF	$V_{DG} = 15\text{ V}, I_D = 200\ \mu\text{A}$
14 C <sub>rss</sub> Common-Source Reverse Transfer Capacitance	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	pF	$f = 1\ \text{MHz}$
15 $r_{FN}$ Equivalent Short-Circuit Input Noise Voltage	20	20	20	20	20	20	20	20	20	20	20	20	$\frac{\mu\text{V}}{\sqrt{\text{Hz}}}$	$V_{DS} = 15\text{ V}, V_{GS} = 0$ $f = 10\ \text{Hz}$
16 CMRR Common-Mode Rejection Ratio (Note 3)	95	95	95	95	95	95	95	95	95	95	95	95	dB	$V_{DG} = 10\text{ to }20\text{ V}, I_D = 200\ \mu\text{A}$
17 $ V_{GS1} - V_{GS2} $ Differential Gate-Source Voltage	5	10	10	10	15	20	20	20	20	20	20	20	mV	$V_{DG} = 10\text{ V}, I_D = 200\ \mu\text{A}$
18 $\frac{\Delta V_{GS1} - V_{GS2}}{\Delta T}$ Gate-Source Voltage Differential Drift (Note 4)	10	10	25	25	40	40	40	40	40	40	40	40	$\mu\text{V}/^\circ\text{C}$	$V_{DG} = 10\text{ V}, I_D = 200\ \mu\text{A}$ $T_A = -55^\circ, T_B = +125^\circ, T_C = +125^\circ\text{C}$


NOTES:

1. Approximately doubles for every 10°C increase in  $T_A$ .
2. Pulse test duration = 300  $\mu\text{sec}$ ; duty cycle  $\leq 3\%$ .
3. CMRR =  $20 \log_{10} \left[ \frac{\Delta V_{DD}}{3\Delta V_{GS1} - V_{GS2}} \right], \Delta V_{DD} = 10\text{ V}$ .
4. Measured at end points,  $T_A, T_B$  and  $T_C$ .

NNR

APPLICATIONS

Inexpensive All-Epoxy  
General Purpose FET Input Op Amp




For more information see:

**DESIGNING FET INPUT OPERATIONAL AMPLIFIERS (AN74-3)**

Describes the advantages of FET input operational amplifiers over their bipolar transistor counterparts. Includes data on noise, leakage current, offset and drift, CMRR and slew rate. Detailed design information and several practical circuits are included.

FET Input Instrumentation Amplifier



J401 J402 J403 J404 J405 J406

3