

monolithic dual n-channel JFETs designed for . . .



- FET Input Amplifiers
- Low and Medium Frequency Amplifiers
- Impedance Converters
- Precision Instrumentation Amplifiers
- Comparators

Performance Curves NQP
See Section 4


BENEFITS

- Low Cost
- Minimum System Error and Calibration
 - 10 mV Offset Maximum (J410)
 - 70 dB Minimum CMRR (J410)
- Low Drift with Temperature
 - 10 $\mu\text{V}/^\circ\text{C}$ Maximum (J410)
- Simplifies Amplifier Design
 - Low Output Conductance
- Automatic Insertion Package

ABSOLUTE MAXIMUM RATINGS (25°C)

Gate-To-Gate Voltage ± 40 V
 Gate-Drain or Gate-Source Voltage -40 V
 Gate Current 50 mA
 Total Package Dissipation (25°C Free-Air) 350 mW
 Power Derating (to +125°C) 3.5 mW/ $^\circ\text{C}$
 Storage Temperature Range -55 to $+125^\circ\text{C}$
 Operating Temperature Range -55 to $+125^\circ\text{C}$
 Lead Temperature (1/16" from case for 10 seconds) 260°C

8-Pin Mini DIP
See Section 5



ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)

Characteristic	J410			J411			J412			Unit	Test Conditions
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
1 I _{GSS} Gate Reverse Current (Note 1)			-250			-250			-250	pA	V _{DS} = 0 V, V _{GS} = -30 V
2 S V _{GS(off)} Gate-Source Cutoff Voltage	-0.5		-3.5	-0.5		-3.5	-0.5		-3.5	V	V _{DS} = 20 V, I _D = 1 nA
3 A BV _{GSS} Gate-Source Breakdown Voltage	-40			-40			-40			V	V _{DS} = 0 V, I _G = -1 μA
4 C I _{DSS} Saturation Drain Current (Note 2)	0.5		6.0	0.5		6.0	0.5		6.0	mA	V _{DS} = 20 V, V _{GS} = 0
5 I _G Gate Current (Note 1)			-250			-250			-250	pA	V _{DS} = 20 V, I _D = 200 μA
6 V _{GS} Gate-Source Voltage	-0.2		-3.0	-0.2		-3.0	-0.2		-3.0	V	V _{DS} = 20 V, I _D = 200 μA
7 g _{fs} Common-Source Forward Transconductance	1,000	4,000	1,000	4,000	1,000	4,000	1,000	4,000		μmho	V _{DS} = 20 V, V _{GS} = 0
8 g _{os} Common-Source Output Conductance	600	1,200	600	1,200	600	1,200	600	1,200		μmho	V _{DS} = 20 V, I _D = 200 μA
9 g _{ds} Common-Source Reverse Transfer Conductance		20			20			20		μmho	V _{DS} = 20 V, V _{GS} = 0
10 C _{iss} Common-Source Input Capacitance		4.5			4.5			4.5		pF	V _{DS} = 20 V, V _{GS} = 0
11 C _{rss} Common-Source Reverse Transfer Capacitance		1.2			1.2			1.2		pF	V _{DS} = 20 V, V _{GS} = 0
12 V _{NS} Equivalent Short-Circuit Input Noise Voltage		13	50		13	50		13	50	$\frac{\text{nV}}{\sqrt{\text{Hz}}}$	V _{DS} = 20 V, I _D = 200 μA
13 V _{GS1-VGS2} Differential Gate-Source Voltage			10			25			40	mV	V _{DS} = 20 V, I _D = 200 μA
14 $\frac{\Delta V_{GS1}-V_{GS2}}{\Delta T}$ Gate-Source Differential Drift (Note 3)			10			25			80	$\mu\text{V}/^\circ\text{C}$	V _{DS} = 20 V, I _D = 200 μA T _A = 25°C to T _B = 85°C
15 CMRR Common-Mode Rejection Ratio (Note 4)	70	80			80			70		dB	V _{DD} = 10 V to V _{DD} = 20 V I _D = 200 μA

NOTES:

1. Approximately doubles for every 10°C increase in T_A.
2. Pulse test duration = 300 μs ; duty cycle $\leq 3\%$.
3. Measured at end points, T_A and T_B.

4. $\text{CMRR} = 20 \log_{10} \left[\frac{\Delta V_{DD}}{\Delta (V_{GS1} - V_{GS2})} \right]$, $\Delta V_{DD} = 10$ V.

NQP