

IRHNKC9A7034 (JANSR2N7647U3CE)

PD-97976A

Radiation Hardened Power MOSFET Surface Mount (SMD-0.5e Ceramic Lid) 60V, 40A, N-channel, R9 Superjunction Technology

Features

- Low R_{DS(on)}
- Fast switching
- Single event effect (SEE) hardened
- Low total gate charge
- Simple drive requirements
- · Hermetically sealed
- Ceramic package
- · Light weight
- Surface mount
- ESD rating: class 2 per MIL-STD-750, Method 1020

Potential Applications

- DC-DC converter
- Motor drives
- Electric propulsion

Product Validation

Qualified according to MIL-PRF-19500 for space applications

Description

IR HiRel R9 technology provides superior power MOSFETs for space applications. These devices have improved immunity to Single Event Effect (SEE) and have been characterized for useful performance with Linear Energy Transfer (LET) up to $88.6 \text{ MeV} \cdot \text{cm}^2/\text{mg}$. Their combination of low $R_{DS(on)}$ and faster switching times reduces the power losses and increases power density in today's high speed switching applications such as DC-DC converters and motor controllers. These devices retain all of the well-established advantages of MOSFETs such as voltage control, fast switching and temperature stability of electrical parameters.

Ordering Information

Table 1 Ordering options

Part number	Package	Screening Level	TID Level
IRHNKC9A7034	SMD-0.5e (Ceramic Lid)	COTS	100 krad(Si)
JANSR2N7647U3CE	SMD-0.5e (Ceramic Lid)	JANS	100 krad(Si)
IRHNKC9A3034	SMD-0.5e (Ceramic Lid)	COTS	300 krad(Si)
JANSF2N7647U3CE	SMD-0.5e (Ceramic Lid)	JANS	300 krad(Si)

Product Summary

• **BV**_{DSS}: 60V

• I_D: 40A

• $R_{DS(on), max}$: $18m\Omega$

• **Q**_{G, max}: 45nC

• **REF:** MIL-PRF-19500/775



IRHNKC9A7034 (JANSR2N7647U3CE)



Radiation Hardened Power MOSFET Surface Mount (SMD-0.5e Ceramic Lid)

Table of contents

Table of contents

Pote	ntial Applicationsntial Applications	1
Prod	luct Validation	1
Orde	ering Information	1
Table	e of contents	2
1	Absolute Maximum Ratings	3
2	Device Characteristics	
2.1	Electrical Characteristics (Pre-Irradiation)	
2.2	Source-Drain Diode Ratings and Characteristics (Pre-Irradiation)	
2.3	Thermal Characteristics	5
2.4	Radiation Characteristics	
2.4.1	Electrical Characteristics - Post Total Dose Irradiation	5
2.4.2	Single Event Effects – Safe Operating Area	6
3	Electrical Characteristics Curves (Pre-irradiation)	7
4	Test Circuits (Pre-irradiation)	11
5	Package outline	
Revis	sion history	



Absolute Maximum Ratings

1 Absolute Maximum Ratings

 Table 2
 Absolute Maximum Ratings (Pre-Irradiation)

Symbol Parameter		Value	Unit
I_{D1} @ $V_{GS} = 12V$, $T_{C} = 25$ °C	Continuous Drain Current	40*	А
I_{D2} @ $V_{GS} = 12V$, $T_{C} = 100$ °C	Continuous Drain Current	29	А
I_{DM} @ $T_C = 25$ °C	Pulsed Drain Current ¹	160	А
P_{D} @ $T_{C} = 25^{\circ}C$	Maximum Power Dissipation	75	W
	Linear Derating Factor	0.6	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
E _{AS}	Single Pulse Avalanche Energy ²	840	mJ
I _{AR}	Avalanche Current ¹	40	А
E _{AR}	Repetitive Avalanche Energy ¹	7.5	mJ
dv/dt	Peak Diode Reverse Recovery ³	13	V/ns
T _J Operating Junction and Storage Temperature Range		-55 to +150	°C
	Lead Temperature	300 (for 5s)	
	Weight	1.0 (Typical)	g

^{*} Current is limited by package

 $^{^{\}rm 1}$ Repetitive Rating; Pulse width limited by maximum junction temperature.

 $^{^2}$ V_{DD} = 60V, starting T_J = 25°C, L = 2.0mH, Peak I_L = 29A, V_{GS} = 20V

 $^{^3}$ I_{SD} \leq 40A, di/dt \leq 524A/ μ s, V_{DD} \leq 60V, T $_J$ \leq 150°C



Device Characteristics

2 Device Characteristics

2.1 Electrical Characteristics (Pre-Irradiation)

Table 3 Static and Dynamic Electrical Characteristics @ T_j = 25°C (Unless Otherwise Specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	60	_	_	V	V _{GS} = 0V, I _D = 1.0mA
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient	_	0.06	_	V/°C	Reference to 25°C, I _D = 1.0mA
R _{DS(on)}	Static Drain-to-Source On-State Resistance	_	_	18	mΩ	$V_{GS} = 12V, I_{D2} = 29A^{1}$
$V_{GS(th)}$	Gate Threshold Voltage	2.0		4.0	V	
$\Delta V_{GS(th)}/\Delta T_J$	Gate Threshold Voltage Coefficient	_	-8.3	_	mV/°C	$V_{DS} \ge V_{GS}$, $I_D = 1mA$
Gfs	Forward Transconductance	20	_	_	S	$V_{DS} = 15V$, $I_{D2} = 29A^{1}$
1	Zoro Cata Voltago Drain Current	_	_	1.0		$V_{DS} = 48V, V_{GS} = 0V$
I _{DSS}	Zero Gate Voltage Drain Current			10	μΑ	$V_{DS} = 48V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Leakage Forward	_	_	100		V _{GS} = 20V
	Gate-to-Source Leakage Reverse	_	_	-100	nA	V _{GS} = -20V
Q_{G}	Total Gate Charge			45		I _{D1} = 40A
Q_{GS}	Gate-to-Source Charge			14	nC	V _{DS} = 30V
Q_{GD}	Gate-to-Drain ('Miller') Charge	_	_	11		$V_{GS} = 12V$
t _{d(on)}	Turn-On Delay Time	_	_	20		I _{D1} = 40A **
t _r	Rise Time	_	_	40]	$V_{DD} = 30V$
t _{d(off)}	Turn-Off Delay Time	_	_	45	ns	$R_G = 7.5\Omega$
t _f	Fall Time	_	_	30		$V_{GS} = 12V$
$L_s + L_D$	Total Inductance	_	4.0	_	nH	Measured from center of Drain pad to center of Source pad
C _{iss}	Input Capacitance	_	1740	_		V _{GS} = 0V
C _{oss}	Output Capacitance	_	660	_	pF	$V_{DS} = 25V$
C _{rss}	Reverse Transfer Capacitance	_	5.0	_		f = 1.0MHz
R_{G}	Gate Resistance	_	1.2	_	Ω	f = 1.0MHz, open drain

^{**} Switching speed maximum limits are based on manufacturing test equipment and capability.

 $^{^{1}}$ Pulse width \leq 300 $\mu s;$ Duty Cycle \leq 2%



Device Characteristics

2.2 Source-Drain Diode Ratings and Characteristics (Pre-Irradiation)

Table 4 Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions	
Is	Continuous Source Current (Body Diode)	_	_	40	Α		
I _{SM}	Pulsed Source Current (Body Diode) ¹	_	_	160	Α		
V_{SD}	Diode Forward Voltage	_	_	1.2	V	$T_J = 25$ °C, $I_S = 40A$, $V_{GS} = 0V^2$	
t _{rr}	Reverse Recovery Time	_	_	130	ns	$T_J = 25$ °C, $I_F = 40A$, $V_{DD} \le 25V$	
Q _{rr}	Reverse Recovery Charge	_	_	590	nC	di/dt = 100A/μs	
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L _s +L _D)					

2.3 Thermal Characteristics

Table 5 Thermal Resistance

Symbol	Parameter	Min.	Тур.	Max.	Unit
$R_{ heta JC}$	Junction-to-Case	_	_	1.67	°C/W

2.4 Radiation Characteristics

IR HiRel radiation hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at IR HiRel is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 3 and 4) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

2.4.1 Electrical Characteristics - Post Total Dose Irradiation

Table 6 Electrical Characteristics @ T_j = 25°C, Post Total Dose Irradiation ^{3, 4}

Comphal	Dawanatan	Up to 300	krads (Si)⁵	11*4	T C Jili	
Symbol	Parameter	Min.	Max.	Unit	Test Conditions	
BV _{DSS}	Drain-to-Source Breakdown Voltage	60	_	V	$V_{GS} = 0V$, $I_D = 1mA$	
$V_{GS(th)}$	Gate Threshold Voltage	2.0	4.0	V	$V_{DS} \ge V_{GS}$, $I_D = 1mA$	
I _{GSS}	Gate-to-Source Leakage Forward	_	100	A	V _{GS} = 20V	
	Gate-to-Source Leakage Reverse	_	-100	nA	V _{GS} = -20V	
I _{DSS}	Zero Gate Voltage Drain Current	_	1.0	μΑ	$V_{DS} = 48V, V_{GS} = 0V$	
R _{DS(on)}	Static Drain-to-Source On-State Resistance (TO-3) ²	_	20	mΩ	$V_{GS} = 12V, I_{D2} = 29A$	
R _{DS(on)}	Static Drain-to-Source On-State Resistance (SMD-0.5e Ceramic Lid) ²		18	mΩ	$V_{GS} = 12V, I_{D2} = 29A$	
V_{SD}	Diode Forward Voltage	_	1.2	V	$V_{GS} = 0V, I_F = 40A$	

¹ Repetitive Rating; Pulse width limited by maximum junction temperature.

 $^{^2}$ Pulse width \leq 300 μ s; Duty Cycle \leq 2%

 $^{^3}$ Total Dose Irradiation with V_{GS} Bias. V_{GS} = 12V applied and V_{DS} = 0 during irradiation per MIL-STD-750, Method 1019, condition A.

 $^{^4}$ Total Dose Irradiation with V_{DS} Bias. V_{DS} = 48V applied and V_{GS} = 0 during irradiation per MlL-STD-750, Method 1019, condition A.

⁵ Part numbers IRHNKC9A7034 (JANSR2N7647U3CE), and IRHNKC9A3034 (JANSF2N7647U3CE)



Device Characteristics

2.4.2 Single Event Effects - Safe Operating Area

IR HiRel radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. 1 and Table 7.

Table 7 Typical Single Event Effects Safe Operating Area

LET	Energy	Energy Range V _{DS} (V)				
(MeV·cm²/mg)	(MeV)	(μm)	$V_{GS} = 0V$	V _{GS} = -1V	V _{GS} =- 5V	V _{GS} = -10V
38 ± 5%	355 ± 7.5%	43 ± 7.5%	60	60	60	60
60 ± 5%	753 ± 7.5%	60 ± 10%	60	60	60	60
90 ± 5%	1515 ± 10%	82 ± 7.5%	60	60	_	_




Figure 1 Typical Single Event Effect, Safe Operating Area






Figure 2 Typical Output Characteristics Figure 3 Typical Output Characteristics




Figure 4 Typical Transfer Characteristics Figure 5 Normalized On-Resistance Vs.

Temperature






Figure 6 Typical On-Resistance Vs.
Gate Voltage

Figure 7 Typical On-Resistance Vs.

Drain Current




Figure 8 Typical Drain-to-Source Breakdown Voltage Vs. Temperature

Figure 9 Typical Threshold Voltage Vs.
Temperature






Figure 10 Typical Capacitance Vs.

Drain-to-Source Voltage

Figure 11 Typical Gate Charge Vs.

Gate-to-Source Voltage




Figure 12 Typical Source-Drain Vs.
Diode Forward Voltage

Figure 13 Maximum Drain Current Vs. Case Temperature








Figure 14 Maximum Safe Operating Area

Figure 15 Maximum Avalanche Energy Vs.
Junction Temperature




Figure 16 Maximum Effective Transient Thermal Impedance, Junction-to-Case



Test Circuits (Pre-irradiation)

4 Test Circuits (Pre-irradiation)




Figure 17 Gate Charge Test Circuit

Figure 18 Gate Charge Waveform




Figure 19 Unclamped Inductive Test Circuit

Figure 20 Unclamped Inductive Waveform




Figure 21 Switching Time Test Circuit


Figure 22 Switching Time Waveforms



Package outline

5 Package outline

Note: For the most updated package outline, please see the website: **SMD-0.5e with Ceramic Lid**



IRHNKC9A7034 (JANSR2N7647U3CE) Radiation Hardened Power MOSFET Surface Mount (SMD-0.5e Ceramic Lid)



Revision history

Revision history

Document version	Date of release	Description of changes
	10/13/2023	Preliminary datasheet with PPD number (PPD-97976)
Rev A	03/20/2024	Final datasheet with PD number

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2024-03-20

Published by

International Rectifier HiRel Products, Inc.

An Infineon Technologies company El Segundo, California 90245 USA

© 2024 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest International Rectifier HiRel Products, Inc., an Infineon Technologies company, office.

International Rectifier HiRel Components may only be used in life-support devices or systems with the expressed written approval of International Rectifier HiRel Products, Inc., an Infineon Technologies company, if failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety and effectiveness of that device or system.

Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.