



天钰科技股份有限公司

*Fitipower Integrated Technology Inc*

# JD9851

## Internal Command

240RGB x 320 dot, 262k color,

with internal GRAM, a-si TFT LCD Single Chip Driver

<b>1.</b>	<b>Revision History.....</b>	<b>4</b>
<b>2.</b>	<b>JADARD COMMAND LIST .....</b>	<b>5</b>
<b>2.1.</b>	<b>Jadard page 0 command .....</b>	<b>5</b>
<b>2.2.</b>	<b>Jadard page 1 command .....</b>	<b>9</b>
<b>2.3.</b>	<b>Jadard page 2 command .....</b>	<b>10</b>
<b>2.4.</b>	<b>Jadard page 0 command Description .....</b>	<b>11</b>
2.4.1.	SEQUENCE CTRL: Power on sequence control (Page0 - B0h).....	11
2.4.2.	GAMMA_SET: Set positive / negative voltage of Gamma power (Page0 - RB7h).....	14
2.4.3.	OTP_SET: Set internal OTP program related setting(Page0 - B8h) .....	16
2.4.4.	POWER_CTRL2: Set power function related setting (Page0 - B9h).....	17
2.4.5.	DCDC_SEL: Power mode and charge pump related setting (Page0 - BBh) .....	19
2.4.6.	VDDD_CTRL: Control logic voltage setting (Page0 - BCh).....	22
2.4.7.	SETRGBIF: (Page0 - BDh).....	24
2.4.8.	GAS_CTRL: GAS function control (Page0 - BEh) .....	25
2.4.9.	SETSTBA: Set Source Output driving ability (Page0 - C0h) .....	26
2.4.10.	SETPANEL: Set Panel relate register (Page0 - C1h) .....	27
2.4.11.	SET_BIST: BIST Pattern setting (Page0 - C2h) .....	28
2.4.12.	SETRGBCYC: Set Display Waveform Cycles of RGB Mode (Page0 - C3h).....	29
2.4.13.	SET TCON: Timing control setting (Page0 - C4h) .....	32
2.4.14.	SET_R_GAMMA: Set Red Gamma output voltage(Page0 - C8h) .....	34
2.4.15.	SET_GD: SET Gate Function (Page0-D0h).....	36
2.4.16.	RAMCTRL (Page0 - D7h) .....	38
2.4.17.	AUTO_DISP_SETTING (Page0 - D8h).....	39
2.4.18.	OTP_PROG: OTP Program (Page0 - D9h).....	40
2.4.19.	SET_WD: Setup watch dog (Page0 - DDh) .....	41
2.4.20.	SET_PAGE(Page0 - DEh).....	42
2.4.21.	SET_PASSWD: (Page0 - DFh).....	42
2.4.22.	UP_START_CTRL: Micro process control (Page0 - E8h).....	43
2.4.23.	SETID: Set ID (Page0 - E9h) .....	43
<b>2.5.</b>	<b>Jadard page 1 command Description.....</b>	<b>44</b>
2.5.1.	PWM CTRL: PWM Control (Page1-B5h) .....	44
<b>2.6.</b>	<b>Jadard page 2 command Description.....</b>	<b>46</b>
2.6.1.	DCDC_SET : DCDC setting (Page2 – B8h).....	46
2.6.2.	SETRGBCYC2: Set RGB IF source switch control timing (Page2 - C1h) .....	49
2.6.3.	SET OSCM: Oscillator M setting (Page2 - C5h) .....	51

<b>3.</b>	<b>JADARD COMMAND LIST .....</b>	<b>52</b>
<b>3.1.</b>	<b>OTP table.....</b>	<b>52</b>
<b>3.2.</b>	<b>OTP Programming Flow .....</b>	<b>59</b>
<b>3.3.</b>	<b>Programming Sequence .....</b>	<b>60</b>
<b>3.4.</b>	<b>OTP Programming example of SETID setting.....</b>	<b>61</b>
<b>3.5.</b>	<b>OTP read example.....</b>	<b>62</b>

## 1. Revision History

<b>Version</b>	<b>Date</b>	<b>Description of modification</b>
0.00	2018/12/28	New setup

## 2. JADARD COMMAND LIST

### 2.1. Jadard page 0 command

Index	Operation	R/W	D7	D6	D5	D4	D3	D2	D1	D0	Default				
	Code										(Hex)				
B0	SEQUENCE_CTRL	R/W	-	DC0H[2:0]			-	DC1H[2:0]			01				
		R/W	-	DC2H[2:0]			-	DC3H[2:0]			23				
		R/W	-	-	-	-	-	DC7H[2:0]			06				
		R/W	DC0L	DC1L	DC2L	DC3L	DC4L	DC5L	DC6L	DC7L	88				
		R/W	T0P[1:0]		T1P[1:0]		T8P[1:0]		-	VCOM_SEL	64				
		R/W	-	SOFT0H[2:0]			-	SOFT0L[2:0]			06				
		R	-	-	-	-	-	-	-	POW_ON_STATE	00				
B7	GAMMA_SET	R/W	-	VGSP_S[6:0]								09			
		R/W	VGMP_S[7:0]								-	60			
		R/W	-	VGSN_S[6:0]								09			
		R/W	VGMN_S[7:0]								-	38			
B8	OTP_SET	R/W	-	-	VPP_DT[1:0]		VPP_VGHZ_CLK[3:0]				-	3F			
		R/W	VPP_VGH_Z_RT	VPP_VGH_Z_NC	-	-	-	-	VPP_VGHZ_S[1:0]		-	00			
B9	POW_CTRL	R/W	-	AP[2:0]			-	-	VCOM_EN	VGM_EN	-	33			
		R/W	AVDDZ_N_C	AVDDZ_D_NC	AVEEZ_N_C	-	VGHZ_NC	VGLZ_NC	-	-	-	08			
		R/W	MVZ_EN	MVZ_D_E_N	-	-	VGHZ_EN	VGLZ_EN	-	-	-	CC			
BB	DCDC_SEL	R/W	-	VGHZ_RT	-	-	VGLZ_S[3:0]				-	4A			
		R/W	-	AVDDZ_D_S[2:0]			AVDDZ_S[1:0]		AVEEZ_S[1:0]			79			
		R/W	VGHZ_CLK[3:0]				VGHZ_CLKB[1:0]		VGHZ_CLKP[1:0]			40			
		R/W	VGLZ_CLK[3:0]				VGLZ_CLKB[1:0]		VGLZ_CLKP[1:0]			40			
		R/W	MVZ_S_CLK[3:0]				MVZ_S_CLKB[1:0]		MVZ_S_CLKP[1:0]			70			
		R/W	MVZ_G_CLK[3:0]				MVZ_G_CLKB[1:0]		MVZ_G_CLKP[1:0]			70			
		R/W	NMVZ_D_CLK[3:0]				NMVZ_D_CLKB[1:0]		NMVZ_D_CLKP[1:0]			F0			
		R/W	MVZ_D_CLK[3:0]				MVZ_D_CLKB[1:0]		MVZ_D_CLKP[1:0]			70			
BC	VDDD_CTRL	R/W	-	VDDD_S0[2:0]			AVSSN_EN	AVSSN_S[2:0]				3D			
		R/W	-	VDDD_S1[2:0]			VDDD_VCI_EN	VDDD_S2[2:0]				3C			
BD	SETRGBIF	R/W	-	-	BLK_OPT	DEM	VSPL	HSPL	DEPL	PCPL	-	22			
		R/W	-	-	RGB_SEL[1:0]		-	-	RGB_SYNC_LN[9:8]			00			
		R/W	RGB_SYNC_LN[7:0]								-	A0			
		R/W	RGB_SYNC_RESO_X[7:0]								-	3C			
		R/W	RGB_SYNC_VBP[7:0]								-	0A			
		R/W	RGB_SYNC_HBP[7:0]								-	16			
BE	GAS_CTRL	R/W	-	-	-	-	-	-	-	-	-	00			
		R/W	GAS_SLPIN_EN	GAS_OUT_EN	GAS_VCI_EN	GAS_IOV_CC_EN	GAS_BLK_NUM[3:0]					F2			
		R/W	GAS_DBS_SEN	GAS_DBS_GEN	GAS_DBS_LTH[5:0]						-	8C			
		R/W	-	-	DC_GAS_VGH_EN	DC_GAS_VGL_EN	-	-	DC_GAS_MVZ_EN	DC_GAS_MVZ_D_E_N	-	20			

C0	SETSTBA	R/W	-	GAP[2:0]		SAP[3:0]			22				
		R/W	GAP2_EN	GAP2[2:0]		-	-	-	20				
C1	SETPANEL	R/W	-	-	-	SS_PANE_L	GS_PANE_L	REV_PAN_EL	CFHR	00			
C2	SET_BIST	R/W	-	LNPERLVL[1:0]		BIST_CP_OPT	TEST_PAT_EN	TEST_PATTERN[2:0]		00			
C3	SETRGBCYC	R/W	-	-	-	-	IDLE_TYP_E	RGB_INV_NP[2:0]		0C			
		R/W	-	RGB_INV_PI[2:0]			-	RGB_INV_I[2:0]		44			
		R/W	-	-	-	-	RGB_GND[3:0]			07			
		R/W	-	-	-	RGB_EQ1[4:0]				0E			
		R/W	-	-	RGB_CHGEN_ON[5:0]				08				
		R/W	RGB_CHGEN_OFF[7:0]						50				
		R/W	GASHORT_ON[7:0]						51				
		R/W	RGB_OFF[7:0]						71				
		R/W	-	-	GAOPOFF_EN	GAOPOFF[4:0]			2C				
		R/W	-	-	LN[9:8]		TE_OPT[1:0]	RSO[1:0]		00			
C4	SET_TCON	R/W	LN[7:0]						A0				
		R/W	SLT_NP[7:0]						79				
		R/W	VFP_NP[7:0]						0E				
		R/W	VBP_NP[7:0]						0A				
		R/W	HBP_NP[7:0]						16				
		R/W	SLT_I[7:0]						79				
		R/W	VFP_I[7:0]						0E				
		R/W	VBP_I[7:0]						0A				
		R/W	HBP_I[7:0]						16				
		R/W	SLT_PI[7:0]			VFP_PI[7:0]				79			
		R/W	HBP_PI[7:0]						0E				
		R/W	VBP_PI[7:0]			HBP_NCK[3:0]				0A			
		R/W	HFP_NCK[3:0]						82				
		R/W	TCON_OPT1[15:8]						00				
		R/W	TCON_OPT1[7:0]						03				
C8	SET_R_GAMMA	R/W	-	-	RPA15[5:0]					3F			
		R/W	-	-	RPA14[5:0]					3E			
		R/W	-	-	RPA13[5:0]					23			
		R/W	-	-	RPA12[5:0]					11			
		R/W	-	-	RPA11[5:0]					13			
		R/W	-	-	RPA10[5:0]					14			
		R/W	-	-	RPA9[5:0]					13			
		R/W	-	-	RPA8[5:0]					17			
		R/W	-	-	RPA7[5:0]					1B			
		R/W	-	-	RPA6[5:0]					1E			
		R/W	-	-	RPA5[5:0]					22			

	R/W	-	-	RPA4[5:0]				23			
	R/W	-	-	RPA3[5:0]				25			
	R/W	-	-	RPA2[5:0]				28			
	R/W	-	-	RPA1[5:0]				1F			
	R/W	-	-	RPA0[5:0]				0E			
	R/W	-	-	RNA15[5:0]				3F			
	R/W	-	-	RNA14[5:0]				3E			
	R/W	-	-	RNA13[5:0]				23			
	R/W	-	-	RNA12[5:0]				10			
	R/W	-	-	RNA11[5:0]				12			
	R/W	-	-	RNA10[5:0]				14			
	R/W	-	-	RNA9[5:0]				11			
	R/W	-	-	RNA8[5:0]				12			
	R/W	-	-	RNA7[5:0]				14			
	R/W	-	-	RNA6[5:0]				17			
	R/W	-	-	RNA5[5:0]				18			
	R/W	-	-	RNA4[5:0]				16			
	R/W	-	-	RNA3[5:0]				18			
	R/W	-	-	RNA2[5:0]				18			
	R/W	-	-	RNA1[5:0]				18			
	R/W	-	-	RNA0[5:0]				0E			
CD	SETPHY1	R/W	-	RX_LDO_SEL[2:0]		-	-	HS_RX_RT[1:0]	31		
		R/W	-	TX_LDO_SEL[2:0]		-	-	LP_TX_SR[1:0]	31		
D0	SET_GD	R/W	-	-	-	-	GD_GAS_GATE_CL_K	GD_EN_GND_VCI	GD_LRSW	04	
		R/W	-	-	GD_ON[5:0]					0C	
		R/W	GD_OFF[7:0]						6B		
		R/W	-	-	GD_EQ_PTR0[5:0]					0F	
		R/W	GD_EQ_PTR1[7:0]						07		
		R/W	-	-	GD_PTGI_SC	GD_ISC[3:0]			03		
D7	RAMCTRL	R/W	-	-	SPI_2LAN_EN	RP	RM	-	DM[1:0]	00	
		R/W	SCL_PL	EXT_VS_PL	EPF[1:0]		ENDIAN	-	MDT[1:0]	00	
D8	AUTO_DISP_SETTING	R/W	-	-	-	-	GON	DTE	DISP_REG[1:0]	08	
		R/W	-	-	DISP_SW_OPT[1:0]		-	BLK_DISABLE	BLK_MODE[1:0]	01	
D9	OTP_PROG	R/W	OTP_MASK[7:0]						00		
		R/W	-	-	-	-	-	-	OTP_IND_EX[8]	00	
		R/W	OTP_INDEX[7:0]						00		
		R/W	OTP_PRO_GRAM_AL_L	OTP_TWO_BITS_SEL	OTP_PGM_SEL	OTP_REA_D_SINGLE	OTP_WRI_TE_SINGLE	OTP_LOA_D_DISABLE	OTP_INT_VPP	OTP_AUT_O_PROG	00
		R	OTP_RDATA[7:0]						-	-	
		R/W	OTP_WDATA[7:0]						00		
		R/W	OTP_PPR_OG	OTP_VPP_SEL	OTP_PRD	OTP_PWE	-	-	OTP_PTM[1:0]	00	

DD	SET_WD	R/W	-	WD_OFF	WD_MODE[1:0]	FBLK_EN	WD_CLK_SEL[2:0]			<b>2C</b>												
		R/W	WD_TIMER_TCON[7:0]									<b>A3</b>										
		R/W	MP_ESD_MODE[1:0]	MP_ESD_FLAG_EN	MP_ESD_E_V_FLAG	MP_ESD_E_V_AM	ESD_TCO_N_OPT	ESD_SD_OPT	ESD_PRT_EN	<b>00</b>												
		R	-	-	-	-	-	WD_FMS	WD_FBLK	<b>00</b>												
DE	SET_PAGE	R/W	-	-	-	-	PAGE[2:0]			<b>00</b>												
DF	SET_PASSWD	R/W	PASSWD1[7:0]									<b>00</b>										
		R/W	PASSWD2[7:0]									<b>00</b>										
		R/W	PASSWD3[7:0]									<b>00</b>										
E6	SETECO	R/W	-	ECO0[6:0]							<b>00</b>											
E8	UP_START_CTRL	R/W	UP_KEY1[7:0]									<b>00</b>										
		R/W	UP_KEY2[7:0]									<b>00</b>										
		R/W	UP_START_EN[7:0]									<b>00</b>										
		R/W	PWR_KEY[7:0]									<b>00</b>										
E9	SETID	R/W	-	-	-	-	-	-	-	-	<b>00</b>											
		R/W	ID1[7:0]									<b>98</b>										
		R/W	ID2[7:0]									<b>51</b>										
		R/W	ID3[7:0]									<b>01</b>										
		R/W	ID4[7:0]									<b>00</b>										
		R	-	-	-	-	-	-	-	ID OTP_TIMES[1:0]	<b>00</b>											

## 2.2. Jadard page 1 command

## 2.3. Jadard page 2 command

Index	Operation	R/W	D7	D6	D5	D4	D3	D2	D1	D0	Default	
	Code										(Hex)	
B8	DCDC_SET	R/W	-	VCL_S	VCIP2X_S[1:0]	VGHZ_OV_PAVDD	AVDDZ_D_OV_S[2:0]				19	
		R/W	EQ2_EN	-	DCDC_EQ2[5:0]						97	
		R/W	EQ3_EN	-	DCDC_EQ3[5:0]						9E	
		R/W	-	-	DCDC_GOV_S[5:0]						32	
		R/W	-	-	DCDC_GOV_E[5:0]						17	
C1	SETRGBCYC 2	R/W	-	SDPRDU_M	SDDUM[1:0]	SDSW[1:0]		SDPORCH[1:0]			11	
		R/W	RGB_SPAIF[3:0]			RGB_SPAIB[3:0]						66
		R/W	RGB_SNAIF[3:0]			RGB_SNAIB[3:0]						66
		R/W	-	-	SDSW_GAS[1:0]	-	-	-	SDPARTIAL[1:0]		00	
C5	SET_OSCM	R/W	-	OSC_DIV_EN0	OSC_DIV_EN1[2:0]		OSCM_ADJ[2:0]				01	
D7	SET_INH_CH KSUM	R/W	-	-	-	SLPIN_RE SET_EN	INH_CHK SUM_OFF	INH_CHKSUM_SEL[2:0]			1A	
E9	STD_SEL	R/W	-	-	RX0F_B0_SEL	-	RX0A_B2_MIX	RX0A_B0_MIX	-	-	00	

## 2.4. Jadard page 0 command Description

#### 2.4.1. SEQUENCE CTRL: Power on sequence control (Page0 - B0h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	R/W	1	0	1	1	0	0	0	0	B0
Parameter 1	R/W	-		DC0H[2:0]		-		DC1H[2:0]		-
Parameter 2	R/W	-		DC2H[2:0]		-		DC3H[2:0]		-
Parameter 3	R/W	-	-	-	-	-		DC7H[2:0]		-
Parameter 4	R/W	DC0L	DC1L	DC2L	DC3L	DC4L	DC5L	DC6L	DC7L	-
Parameter 5	R/W		T0P[1:0]		T1P[1:0]		T8P[1:0]	-	VCOM_SEL	-
Parameter 6	R/W	-		SOFT0H[2:0]		-		SOFT0L[2:0]		-
Parameter 7	R	-	-	-	-	-	-	-	POW_O_N STATE	-

This command is used to set power on sequence Related Setting.

**VCOM\_SEL**:no use.

**DC0H[2:0]:** Select the AVDD power on timing(P1~P8).

**DC1H[2:0]:** Select the VCL power on timing(P1~P8).

**DC2H[2:0]:** Select the AVEE power on timing(P1~P8).

**DC3H[2:0]:** Select the

Power-on Sequence option		
DCxH[2:0]	Go High	
0	P1	DC0H default
1	P2	DC1H default
2	P3	DC2H default
3	P4	DC3H default
4	P5	DC4H fixed
5	P6	DC5H fixed
6	P7	DC6H fixed / DC7H default
7	P8	

## Description

**DC01**: Select the AVDD power off timing(P10~P11)

**DC1U:** Select the AVDD power on timing(P10~P11)

**DC2L:** Select the AVEE/VDDN power off timing(P10~P11)

**DC2L:** Select the AVEE/VDDN power on timing(P10~P11)

**DC4L:** Select the VGH power off timing(P10~P11)

**DC5L:** Select the Gamma reference voltage power off timing(P10~P11)

**DC6L:** Select the VCOM power off timing(P10~P11)

DC7L: Option

Power-off Sequence option		
DCxL	Go Low	
0	P10	DC1-3L, DC5-7L default
1	P11	DC0/4L default

**TP0[1:0]:** Select the period time for T0.

**TP0[1:0]:** Select the period time for T0.

**TP8[1:0]:** Select the period time for T8.

Power-on Period option		
TxP[1:0]	Period	
0	0.5ms	
1	3ms	T0 / T8 default

2	6ms	T1 default
3	10ms	

**SOFT0H[2:0]: Select the AVDD soft pump start timing(P0~P7).**


Soft Start Option		
SOFTxH[2:0]	Go High	
0	P0	SOFT0H default
1	P1	
2	P2	
3	P3	
4	P4	
5	P5	
6	P6	
7	P7	

**SOFT0L[2:0]: Select the AVDD soft pump stop timing(P1~P8).**


Soft End Option		
SOFTxL[2:0]	Go Low	
0	P1	
1	P2	
2	P3	
3	P4	
4	P5	
5	P6	
6	P7	SOFT0L default
7	P8	

**POW\_ON\_STATE:** All power ready when this bit is high.

### ● Power-on Sequence Flow



## ● Power-off Sequence Flow



Restriction

-

#### **2.4.2. GAMMA\_SET: Set positive / negative voltage of Gamma power (Page0 - RB7h)**

	<b>VGSN_S[6:0]</b> : Set reference voltage of negative polarity.																
	<table border="1"> <thead> <tr> <th>VGSN_S[6:0]</th><th>VGSN(v)</th></tr> </thead> <tbody> <tr> <td>00h</td><td>0</td></tr> <tr> <td>01h</td><td>0.300</td></tr> <tr> <td>~</td><td>0.025/step</td></tr> <tr style="background-color: yellow;"> <td>09h</td><td>0.500</td></tr> <tr> <td>~</td><td>0.025/step</td></tr> <tr> <td>7Eh</td><td>3.425</td></tr> <tr style="background-color: #cccccc;"> <td>7Fh</td><td>HiZ</td></tr> </tbody> </table>	VGSN_S[6:0]	VGSN(v)	00h	0	01h	0.300	~	0.025/step	09h	0.500	~	0.025/step	7Eh	3.425	7Fh	HiZ
VGSN_S[6:0]	VGSN(v)																
00h	0																
01h	0.300																
~	0.025/step																
09h	0.500																
~	0.025/step																
7Eh	3.425																
7Fh	HiZ																
Restriction	-																

#### 2.4.3. OTP\_SET: Set internal OTP program related setting(Page0 - B8h)

#### 2.4.4. POWER\_CTRL2: Set power function related setting (Page0 - B9h)

**VGHZ\_EN:** Control VGHZ DC/DC circuit On/Off.

VGHZ_EN	VGHZ DC/DC circuit
0	Disable
1	Enable

**VGLZ\_EN:** Control VGLZ DC/DC circuit On/Off.

VGLZ_EN	VGLZ DC/DC circuit
0	Disable
1	Enable

**MVZ\_EN:** Select DCDC for Source block turn on and turn off

MVZ_EN	MVZ
0	Disable
1	Enable

**MVZ\_D\_EN:** Set DCDC for MV\_Z block enable

MVZ_D_EN	MVZ_D
0	Disable
1	Enable

Restriction

#### **2.4.5. DCDC\_SEL: Power mode and charge pump related setting (Page0 - BBh)**

**AVEEZ\_S[1:0]:** Set clamping voltage level of AVEEZ\_S.

AVEEZ_S[1:0]	AVEEZ (V)
0h	-5.2
1h	-5.0
2h	-4.8
3h	-4.6

**VGHZ\_CLK[3:0]:** Set frequency of pumping clock of VGHZ under normal mode.

**VGLZ\_CLK[3:0]:** Set frequency of pumping clock of VGLZ under normal mode.

**MVZ\_S\_CLK[3:0]:** Set frequency of pumping clock of MVZ\_S under normal mode.

**MVZ\_G\_CLK[3:0]:** Set frequency of pumping clock of MVZ\_G under normal mode.

**NMVZ\_D\_CLK[3:0]:** Set frequency of pumping clock of NMVZ\_D under normal mode.

**MVZ\_D\_CLK[3:0]:** Set frequency of pumping clock of MVZ\_D under normal mode.

Name (MIM_CLK[3:0])	APR Pin name
MVZ_CLK[3:0]	TP_LT_CPCLKZ_
TMVZ_CLK[3:0]	TP_LT_CPCLKZ_ND
VGLZ_CLK[3:0]	TP_LT_CPCLKZ[3]
VGHZ_CLK[3:0]	TP_LT_CPCLKZ[4]
0h	OSCM_D256
1h	OSCM_D128
2h	OSCM_D64
3h	OSCM_D32
4h	OSCM_D16
5h	OSCM_D8
6h	OSCM_D4
7h	OSCM_D2
8h	OSCM_D768
9h	OSCM_D384
Ah	OSCM_D192
Bh	OSCM_D96
Ch	OSCM_D48
Dh	OSCM_D24
Eh	OSCM_D12
Fh	OSCM_D6

**VGHZ\_CLKB[1:0]:** Set frequency of pumping clock of VGHZ during V-porch.


**VGLZ\_CLKB[1:0]:** Set frequency of pumping clock of VGLZ during V-porch.


**MVZ\_S\_CLKB[1:0]:** Set frequency of pumping clock of MVZ\_S during V-porch.

**MVZ\_G\_CLKB[1:0]:** Set frequency of pumping clock of MVZ\_G during V-porch.

**NMVZ\_D\_CLKB[1:0]:** Set frequency of pumping clock of NMVZ\_D during V-porch.

**MVZ\_D\_CLKB[1:0]:** Set frequency of pumping clock of MVZ\_D during V-porch.



	MIM_CLKB[3:0]	
	MVZ_CLK[3:0]	TP_LT_MVZ_S TP_LT_MVZ_G TP_LT_MVZ_D
	NMVZ_CLK[3:0]	TP_LT_MVZ_ND
	VGLZ_CLKB[3:0]	TP_LT_CPCLKZ[3]
	VGHZ_CLKB[3:0]	TP_LT_CPCLKZ[4]
0h		MIM_CLK[3:0] period X1
1h		MIM_CLK[3:0] period X2
2h		MIM_CLK[3:0] period X4
3h		MIM_CLK[3:0] period X8
<b>VGHZ_CLKP[1:0]:</b> Set frequency of pumping clock of VGHZ during soft pump. <b>VGLZ_CLKP[1:0]:</b> Set frequency of pumping clock of VGLZ during soft pump. <b>MVZ_S_CLKP[1:0]:</b> Set frequency of pumping clock of MVZ_S during soft pump. <b>MVZ_G_CLKP[1:0]:</b> Set frequency of pumping clock of MVZ_G during soft pump. <b>NMVZ_D_CLKP[1:0]:</b> Set frequency of pumping clock of NMVZ_D during soft pump. <b>MVZ_D_CLKP[1:0]:</b> Set frequency of pumping clock of MVZ_D during soft pump.		
 <p>The diagram illustrates the relationship between various clock signals. TP_LD_SOFT is a long pulse that triggers the generation of TP_LT_MVZ_X. TP_LT_MVZ_X is a square wave that provides the base for MIM_CLK[3:0]. TP_LT_CPCLKZ[5:3] is another square wave. MIM_PON_SOFT=0 and MIM_PON_SOFT=1 control the generation of MIM_CLK[3:0] and MIM_CLKP[3:0] respectively. MIM_CLK[3:0] and MIM_CLKP[3:0] are square waves with different periods.</p>		
	MIM_CLKP[3:0]	
	MVZ_CLK[3:0]	TP_LT_MVZ_S TP_LT_MVZ_G TP_LT_MVZ_D
	NMVZ_CLK[3:0]	TP_LT_MVZ_ND
	VGLZ_CLKP[3:0]	TP_LT_CPCLKZ[3]
	VGHZ_CLKP[3:0]	TP_LT_CPCLKZ[4]
0h		MIM_CLK[3:0] period X1
1h		MIM_CLK[3:0] period X2
2h		MIM_CLK[3:0] period X4
3h		MIM_CLK[3:0] period X8
Restriction	-	

## 2.4.6. VDDD\_CTRL: Control logic voltage setting (Page0 - BCh)

CMD/Pas	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																												
Command	R/W	1	0	1	1	1	1	0	0	BC																																												
Parameter 1	R/W	-	VDDD_S0[2:0]			AVSSN_EN	AVSSN_S[2:0]			-																																												
Parameter 2	R/W	-	VDDD_S1[2:0]			VDDD_VCI_EN	VDDD_S2[2:0]																																															
<p>This command is used to control internal logic voltage setting.</p> <p><b>VDDD_VCI_EN:</b> Control VDDD_VCI regulator On/Off of GAS function. Internal VDDD will generate 1.3V to keep IOVCC voltage when GAS happen.            0: Disable            1: Enable <b>(default)</b>            Note : VDDD_S0 an VDDD_S1 always turn on</p> <p><b>VDDD_S0[2:0]:</b> Set VDDD voltage for VDDD_OSC.  <b>VDDD_S1[2:0]:</b> Set VDDD voltage.  <b>VDDD_S2[2:0]:</b> Set VDDD when VDDD_VCI_EN=1.</p> <table border="1"> <thead> <tr> <th>VDDD_S0[2:0]</th><th>VDDD (V)</th></tr> </thead> <tbody> <tr><td>0h</td><td>1.35</td></tr> <tr><td>1h</td><td>1.4</td></tr> <tr><td>2h</td><td>1.45</td></tr> <tr style="background-color: yellow;"><td>3h</td><td>1.5</td></tr> <tr><td>4h</td><td>1.55</td></tr> <tr><td>5h</td><td>1.6</td></tr> <tr><td>6h</td><td>1.65</td></tr> <tr><td>7h</td><td>1.7</td></tr> </tbody> </table> <table border="1"> <thead> <tr> <th>VDDD_S1[2:0]</th><th>VDDD (V)</th></tr> </thead> <tbody> <tr><td>0h</td><td>1.35</td></tr> <tr><td>1h</td><td>1.4</td></tr> <tr><td>2h</td><td>1.45</td></tr> <tr style="background-color: yellow;"><td>3h</td><td>1.5</td></tr> <tr><td>4h</td><td>1.55</td></tr> <tr><td>5h</td><td>1.6</td></tr> <tr><td>6h</td><td>1.65</td></tr> <tr><td>7h</td><td>1.7</td></tr> </tbody> </table> <table border="1"> <thead> <tr> <th>VDDD_S2[2:0]</th><th>VDDD (V)</th></tr> </thead> <tbody> <tr><td>0h</td><td>1.1</td></tr> <tr><td>1h</td><td>1.15</td></tr> <tr><td>2h</td><td>1.2</td></tr> <tr><td>3h</td><td>1.25</td></tr> <tr style="background-color: yellow;"><td>4h</td><td>1.3</td></tr> <tr><td>5h</td><td>1.35</td></tr> <tr><td>6h</td><td>1.4</td></tr> <tr><td>7h</td><td>1.45</td></tr> </tbody> </table> <p><b>AVSSN_EN:</b>Enable/disable AVSSN regulator.</p>	VDDD_S0[2:0]	VDDD (V)	0h	1.35	1h	1.4	2h	1.45	3h	1.5	4h	1.55	5h	1.6	6h	1.65	7h	1.7	VDDD_S1[2:0]	VDDD (V)	0h	1.35	1h	1.4	2h	1.45	3h	1.5	4h	1.55	5h	1.6	6h	1.65	7h	1.7	VDDD_S2[2:0]	VDDD (V)	0h	1.1	1h	1.15	2h	1.2	3h	1.25	4h	1.3	5h	1.35	6h	1.4	7h	1.45
VDDD_S0[2:0]	VDDD (V)																																																					
0h	1.35																																																					
1h	1.4																																																					
2h	1.45																																																					
3h	1.5																																																					
4h	1.55																																																					
5h	1.6																																																					
6h	1.65																																																					
7h	1.7																																																					
VDDD_S1[2:0]	VDDD (V)																																																					
0h	1.35																																																					
1h	1.4																																																					
2h	1.45																																																					
3h	1.5																																																					
4h	1.55																																																					
5h	1.6																																																					
6h	1.65																																																					
7h	1.7																																																					
VDDD_S2[2:0]	VDDD (V)																																																					
0h	1.1																																																					
1h	1.15																																																					
2h	1.2																																																					
3h	1.25																																																					
4h	1.3																																																					
5h	1.35																																																					
6h	1.4																																																					
7h	1.45																																																					

	<b>AVSSN_S[2:0]:</b> Set AVSSN voltage setting.																		
	<table border="1"> <thead> <tr> <th>AVSSN_S[2:0]</th><th>AVSSN (V)</th></tr> </thead> <tbody> <tr> <td>0h</td><td>1.5</td></tr> <tr> <td>1h</td><td>1.6</td></tr> <tr> <td>2h</td><td>1.7</td></tr> <tr> <td>3h</td><td>1.8</td></tr> <tr> <td>4h</td><td>1.9</td></tr> <tr> <td>5h</td><td>2</td></tr> <tr> <td>6h</td><td>2.1</td></tr> <tr> <td>7h</td><td>2.2</td></tr> </tbody> </table>	AVSSN_S[2:0]	AVSSN (V)	0h	1.5	1h	1.6	2h	1.7	3h	1.8	4h	1.9	5h	2	6h	2.1	7h	2.2
AVSSN_S[2:0]	AVSSN (V)																		
0h	1.5																		
1h	1.6																		
2h	1.7																		
3h	1.8																		
4h	1.9																		
5h	2																		
6h	2.1																		
7h	2.2																		
Restriction	-																		

#### **2.4.7. SETRGBIF: (Page0 - BDh)**

#### 2.4.8. GAS\_CTRL: GAS function control (Page0 - BEh)

#### 2.4.9. SETSTBA: Set Source Output driving ability (Page0 - C0h)

#### **2.4.10.SETPANEL: Set Panel relate register (Page0 - C1h)**

#### **2.4.11.SET\_BIST: BIST Pattern setting (Page0 - C2h)**

#### **2.4.12. SETRGBCYC: Set Display Waveform Cycles of RGB Mode (Page0 - C3h)**

**RGB\_CHGEN\_OFF[7:0]:** Set SD OP output time.

RGB_CHGEN_OFF[7:0]	Clock cycle
00h	0 timing clock
01h	1 timing clock
:	1 timing clock /step
FEh	254 timing clock
FFh	255 timing clock

Note: 1 timing clock = 4 multiple of Fosc.

**GASHORT\_ON[7:0]:** Set Gamma short output time.

GASHORE_ON[7:0]	Clock cycle
00h	0 timing clock
01h	1 timing clock
:	1 timing clock /step
FEh	254 timing clock
FFh	255 timing clock

Note: 1 timing clock = 4 multiple of Fosc.

**RGB\_OFF[7:0]:** Set SD data output time.

RGB_OFF[7:0]	Clock cycle
00h	0 timing clock
01h	1 timing clock
:	1 timing clock /step
FEh	254 timing clock
FFh	255 timing clock

Note: 1 timing clock = 4 multiple of Fosc.

#### GAOPOFFEN:


1:Enable

0:Disable(GAOPOFF keeps low)

**GAOPOFF [4:0]:** Set GAMMA OP OFF time.

GAOPOFF[4:0]	Clock cycle
00h	0 timing clock
01h	1 timing clock
:	1 timing clock /step
1Eh	30 timing clock
1Fh	31 timing clock

Note: 1 timing clock = 8 multiple of Fosc.



Restriction	-

Note:

1. L2EN high pulse needs to be covered by PULLGND high pulse when changing polarity.
2. If sets RGB\_EQ\*=00, EQ pulse will keep low.

## 2.4.13.SET TCON: Timing control setting (Page0 - C4h)

CMD/PAs	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	R/W	1	1	0	0	0	1	0	0	C4
Parameter 1	R/W	-	-	LN[9:8]	-	-	-	-	-	-
Parameter 2	R/W			LN[7:0]						-
Parameter 3	R/W			SLT_NP[7:0]						-
Parameter 4	R/W			VFP_NP[7:0]						-
Parameter 5	R/W			VBP_NP[7:0]						-
Parameter 6	R/W			HBP_NP[7:0]						-
Parameter 3	R/W			SLT_I[7:0]						-
Parameter 4	R/W			VFP_I[7:0]						-
Parameter 5	R/W			VBP_I[7:0]						-
Parameter 6	R/W			HBP_I[7:0]						-
Parameter 3	R/W			SLT_PI[7:0]						-
Parameter 4	R/W			VFP_PI[7:0]						-
Parameter 5	R/W			VBP_PI[7:0]						-
Parameter 6	R/W			HBP_PI[7:0]						-
Parameter 7	R/W			HBP_NCK[3:0]					HFP_NCK[3:0]	-
Parameter 8	R/W					TCON_OPT1[15:8]				-
Parameter 9	R/W					TCON_OPT1[7:0]				-

This command is used to set timing control.

**LN[9:0]:** Sets the gate line number to drive LCD panel. The number of lines must be equal or more than the gate line number of LCD panel. Gate line number = LN\*2.

LN[9:0]										Gate Line
0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	1	2
-	-	-	-	-	-	-	-	-	-	2 line / step
0	1	1	1	1	0	0	0	0	0	960
-	-	-	-	-	-	-	-	-	-	2 line / step
1	1	1	1	1	1	1	1	1	0	2044
1	1	1	1	1	1	1	1	1	1	2046

**XXX\_NP[7:0]: for normal+partial mode**

**XXX\_I[7:0]: for idle mode**

**XXX\_PI[7:0]: for partial +idle mode**

**SLT\_xx[7:0]:** Sets the scan line time width. (4 x OSC) CLK / step

STL_xx[7:0]								Scan Line time(OSC CLK)
0	0	0	0	0	0	0	0	Inhibit
0	0	0	0	0	0	0	1	(4x OSC) CLK
0	0	0	0	0	0	1	0	(8 x OSC) CLK
-	-	-	-	-	-	-	-	(4 x OSC) CLK / step
1	0	0	1	0	0	0	1	(580x OSC) CLK
1	0	0	1	0	0	1	0	(584 x OSC) CLK
-	-	-	-	-	-	-	-	(4 x OSC) CLK / step
1	1	1	1	1	1	0	1	(1012 x OSC) CLK
1	1	1	1	1	1	1	0	(1016 x OSC) CLK
1	1	1	1	1	1	1	1	(1020 x OSC) CLK

Note: fosc = 10MHz.

**VBP\_xx[7:0]:** Vertical back porch number setting.


**VFP\_xx[7:0]:** Vertical front porch number setting.

**HBP\_xx[7:0]:** Horizontal back porch number setting.( for DPI sync mode)

VBP_xx[7:0] / VFP_xx[7:0]/HBP_xx[7:0]	Number of VBP / VFP/HBP(line)
8h'00	Inhibit
8h'01	1
8h'02	2

	:	:
	8h'FB	251
	8h'FC	252
	8h'FD	253
	8h'FE	254
	8h'FF	255
Note: VBP = External (VS + VBP) -1 line. VFP = External VFP line.		
<b>HFP_NCK[3:0]:</b> Defined the number of HFP in the internal time.		
<b>HPB_NCK[3:0]:</b> Defined the number of HBP in the internal time.		
<b>TCON_OPT1[15:0]:</b> Internal used.		
Restriction	-	

#### 2.4.14.SET\_R\_GAMMA: Set Red Gamma output voltage(Page0 - C8h)



#### **2.4.15.SET\_GD: SET Gate Function (Page0-D0h)**

GD_ISC[3:0]: frame refresh cycle	
Hex	Frame refresh cycle
00h	Normal scan
01h	Every 3 cycles scan 1 time
02h	Every 5 cycles scan 1 time
03h	Every 7 cycles scan 1 time
04h	Every 9 cycles scan 1 time
05h	Every 11 cycles scan 1 time
06h	Every 13 cycles scan 1 time
07h	Every 15 cycles scan 1 time
08h	Every 17 cycles scan 1 time
09h	Every 19 cycles scan 1 time
0Ah	Every 21 cycles scan 1 time
0Bh	Every 23 cycles scan 1 time
0Ch	Every 25 cycles scan 1 time
0Dh	Every 27 cycles scan 1 time
0Eh	Every 29 cycles scan 1 time
0Fh	Every 31 cycles scan 1 time

Restriction	-
-------------	---

## 2.4.16.RAMCTRL (Page0 - D7h)

CMD/Pas	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX																									
Command	R/W	1	1	0	1	0	1	1	1	D7																									
Parameter 1	R/W	-	-	SPI_2L AN_EN	RP	RM	-	DM[1:0]	-																										
Parameter 2	R/W	SCL_PL	EXT_V S_PL	EPF[1:0]	ENDIAN	-	MDT[1:0]	-	-																										
Description	<p>This command is use to set interface related setting.</p> <p><b>SPI_2LAN_EN:</b> Enable SPI 2 data lane when IM[3:0]=0101.</p> <p><b>RP :</b> Enable DPI data path. 0:disable 1:enable</p> <p><b>RM :</b> select data path for GRAM 1:data from DPI/DSI 0:data from 2C/3C command</p> <p><b>DM[1:0]:</b> select control timing and display data path</p> <table border="1"> <thead> <tr> <th>DM[1:0]</th><th>Control Timing</th><th>Display Data Path</th></tr> </thead> <tbody> <tr> <td>00</td><td>internal vs, hs ,de</td><td>GRAM</td></tr> <tr> <td>10</td><td>external vs(video vs)</td><td>GRAM</td></tr> <tr> <td>11</td><td>external vs ,hs, de(video mode)</td><td>DPI/DSI</td></tr> </tbody> </table> <p><b>SCL_PL:</b> Indicate the HSYNC active polarity 0:normal 1:reverse PCLK</p> <p><b>EXT_VS_PL:</b> Indicate the HSYNC active polarity 0:active 1:active</p> <p><b>EPF[1:0]:</b> 12/16bits to 18 bits data mapping</p> <table border="1"> <tr> <td>444</td> <td>R4 R3 R2 R1 G4 G3 G2 G1 B4 B3 B2 B1</td> <td>EPF[1:0]=00</td> </tr> <tr> <td>R4 R3 R2 R1 0 0 G4 G3 G2 G1 0 0 B4 B3 B2 B1 0 0</td> <td>EPF[1:0]=01</td> </tr> <tr> <td>R4 R3 R2 R1 1 1 G4 G3 G2 G1 1 1 B4 B3 B2 B1 1 1</td> <td>EPF[1:0]=10</td> </tr> <tr> <td>R4 R3 R2 R1 R4 R3 G4 G3 G2 G1 G4 G3 B4 B3 B2 B1 B4 B3</td> <td>EPF[1:0]=11</td> </tr> <tr> <td>R4 R3 R2 R1 G2 G1 G4 G3 G2 G1 G2 G1 B4 B3 B2 B1 G2 G1</td> <td></td> </tr> <tr> <td>565</td> <td>R5 R4 R3 R2 R1 G6 G5 G4 G3 G2 G1 B5 B4 B3 B2 B1</td> <td>EPF[1:0]=00</td> </tr> <tr> <td>R5 R4 R3 R2 R1 0 G6 G5 G4 G3 G2 G1 B5 B4 B3 B2 B1 0</td> <td>EPF[1:0]=01</td> </tr> <tr> <td>R5 R4 R3 R2 R1 1 G6 G5 G4 G3 G2 G1 B5 B4 B3 B2 B1 1</td> <td>EPF[1:0]=10</td> </tr> <tr> <td>R5 R4 R3 R2 R1 R5 G6 G5 G4 G3 G2 G1 B5 B4 B3 B2 B1 B5</td> <td>EPF[1:0]=11</td> </tr> <tr> <td>R5 R4 R3 R2 R1 G1 G6 G5 G4 G3 G2 G1 B5 B4 B3 B2 B1 G1</td> <td></td> </tr> </table> <p><b>ENDIAN:</b> only for 8/9bit DBIB in 565 0:normal(MSB first) 1:little Endian(LSB first)</p> <p><b>MDT[1:0]:</b> select display data mapping for parallel interface.</p>	DM[1:0]	Control Timing	Display Data Path	00	internal vs, hs ,de	GRAM	10	external vs(video vs)	GRAM	11	external vs ,hs, de(video mode)	DPI/DSI	444	R4 R3 R2 R1 G4 G3 G2 G1 B4 B3 B2 B1	EPF[1:0]=00	R4 R3 R2 R1 0 0 G4 G3 G2 G1 0 0 B4 B3 B2 B1 0 0	EPF[1:0]=01	R4 R3 R2 R1 1 1 G4 G3 G2 G1 1 1 B4 B3 B2 B1 1 1	EPF[1:0]=10	R4 R3 R2 R1 R4 R3 G4 G3 G2 G1 G4 G3 B4 B3 B2 B1 B4 B3	EPF[1:0]=11	R4 R3 R2 R1 G2 G1 G4 G3 G2 G1 G2 G1 B4 B3 B2 B1 G2 G1		565	R5 R4 R3 R2 R1 G6 G5 G4 G3 G2 G1 B5 B4 B3 B2 B1	EPF[1:0]=00	R5 R4 R3 R2 R1 0 G6 G5 G4 G3 G2 G1 B5 B4 B3 B2 B1 0	EPF[1:0]=01	R5 R4 R3 R2 R1 1 G6 G5 G4 G3 G2 G1 B5 B4 B3 B2 B1 1	EPF[1:0]=10	R5 R4 R3 R2 R1 R5 G6 G5 G4 G3 G2 G1 B5 B4 B3 B2 B1 B5	EPF[1:0]=11	R5 R4 R3 R2 R1 G1 G6 G5 G4 G3 G2 G1 B5 B4 B3 B2 B1 G1	
DM[1:0]	Control Timing	Display Data Path																																	
00	internal vs, hs ,de	GRAM																																	
10	external vs(video vs)	GRAM																																	
11	external vs ,hs, de(video mode)	DPI/DSI																																	
444	R4 R3 R2 R1 G4 G3 G2 G1 B4 B3 B2 B1	EPF[1:0]=00																																	
R4 R3 R2 R1 0 0 G4 G3 G2 G1 0 0 B4 B3 B2 B1 0 0	EPF[1:0]=01																																		
R4 R3 R2 R1 1 1 G4 G3 G2 G1 1 1 B4 B3 B2 B1 1 1	EPF[1:0]=10																																		
R4 R3 R2 R1 R4 R3 G4 G3 G2 G1 G4 G3 B4 B3 B2 B1 B4 B3	EPF[1:0]=11																																		
R4 R3 R2 R1 G2 G1 G4 G3 G2 G1 G2 G1 B4 B3 B2 B1 G2 G1																																			
565	R5 R4 R3 R2 R1 G6 G5 G4 G3 G2 G1 B5 B4 B3 B2 B1	EPF[1:0]=00																																	
R5 R4 R3 R2 R1 0 G6 G5 G4 G3 G2 G1 B5 B4 B3 B2 B1 0	EPF[1:0]=01																																		
R5 R4 R3 R2 R1 1 G6 G5 G4 G3 G2 G1 B5 B4 B3 B2 B1 1	EPF[1:0]=10																																		
R5 R4 R3 R2 R1 R5 G6 G5 G4 G3 G2 G1 B5 B4 B3 B2 B1 B5	EPF[1:0]=11																																		
R5 R4 R3 R2 R1 G1 G6 G5 G4 G3 G2 G1 B5 B4 B3 B2 B1 G1																																			
Restriction	-																																		

## 2.4.17.AUTO\_DISP\_SETTING (Page0 - D8h)

#### **2.4.18.OTP\_PROG: OTP Program (Page0 - D9h)**

#### **2.4.19.SET\_WD: Setup watch dog (Page0 - DDh)**

#### **2.4.20.SET\_PAGE(Page0 - DEh)**

#### **2.4.21.SET\_PASSWD: (Page0 - DFh)**

#### **2.4.22.UP\_START\_CTRL: Micro process control (Page0 - E8h)**

#### **2.4.23.SETID: Set ID (Page0 - E9h)**

## 2.5. Jadard page 1 command Description


### 2.5.1. PWM CTRL: PWM Control (Page1-B5h)

CMD/PAs	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																			
Command	R/W	1	0	1	1	0	1	0	1	B5																																			
Parameter 1	R/W	-	-	-	LE_LED_ON_EN	LE_LED_ON_POL	-	LE_LED_PWM_POL	LE_LED_VOL																																				
Parameter 2	R/W	-	-	LE_PWM_SYNC2VS	LE_DD_RST	-	LE_PWM_DUTY_PCN[2:0]																																						
Parameter 3	R/W	LE_SEL_CLK_DIV[7:0]																																											
Parameter 4	R/W	LE_N_VAL[7:0]																																											
Description	<p><b>LE_LED_VOL:</b> The voltage level for LEDON and LE_LEDPWM pins</p> <p><b>LE_LEDPWM_POL:</b> Active polarity for LEDPWM pin.</p> <p><b>LE_LEDON_EN:</b> On/Off control for LEDON pin.</p> <p><b>LE_LEDON_POL:</b> Active polarity for LEDON pin.</p> <table border="1"> <tr> <th>LEDON_EN</th><th>LEDON_POL</th><th>Status of LEDON Pin</th></tr> <tr> <td>0</td><td>0</td><td>Keep "high"</td></tr> <tr> <td>0</td><td>1</td><td>Keep "low"</td></tr> <tr> <td>1</td><td>0</td><td>Keep "low"</td></tr> <tr> <td>1</td><td>1</td><td>Keep "high"</td></tr> </table> <p><b>PWM_SYNC2VS:</b> PWM sync control.</p> <p>1: Sync to Vsync.</p> <p>0: Not sync.</p> <p><b>SEL_CLK_DIV[7:0] :</b> PWM clock select.</p> <table border="1"> <tr> <th>SEL_CLK_DIV[7:0]</th><th>PWM Clock</th></tr> <tr> <td>0x01</td><td>OSC / 1</td></tr> <tr> <td>0x02</td><td>OSC / 2</td></tr> <tr> <td>:</td><td>:</td></tr> <tr> <td>0x40</td><td>OSC / 64</td></tr> <tr> <td>0x80</td><td>OSC / 128</td></tr> </table> <p><b>N_VAL[7:0]:</b> PWM Frequency output.</p> <p>OSC default is 10 MHz.</p> $\text{PWM}_f = \frac{\text{OSC}}{(2^{\text{PS}}) \times (\text{N_VAL}[7:0] + 1) \times \text{SEL\_CLK\_DIV}[7:0]}$ <p><b>LE_PWM_DUTY_PCN[2:0]:</b> Real pwm output resolution from 10bit~3bit.</p> <table border="1"> <tr> <th>LE_PWM_DUTY_PCN[2:0](P)</th><th>pwm resolution (PS)</th></tr> <tr> <td>3'h0</td><td><math>2^{10} = 1024</math></td></tr> <tr> <td>3'h1</td><td><math>2^9 = 512</math></td></tr> <tr> <td>3'h2</td><td><math>2^8 = 256</math></td></tr> </table>										LEDON_EN	LEDON_POL	Status of LEDON Pin	0	0	Keep "high"	0	1	Keep "low"	1	0	Keep "low"	1	1	Keep "high"	SEL_CLK_DIV[7:0]	PWM Clock	0x01	OSC / 1	0x02	OSC / 2	:	:	0x40	OSC / 64	0x80	OSC / 128	LE_PWM_DUTY_PCN[2:0](P)	pwm resolution (PS)	3'h0	$2^{10} = 1024$	3'h1	$2^9 = 512$	3'h2	$2^8 = 256$
LEDON_EN	LEDON_POL	Status of LEDON Pin																																											
0	0	Keep "high"																																											
0	1	Keep "low"																																											
1	0	Keep "low"																																											
1	1	Keep "high"																																											
SEL_CLK_DIV[7:0]	PWM Clock																																												
0x01	OSC / 1																																												
0x02	OSC / 2																																												
:	:																																												
0x40	OSC / 64																																												
0x80	OSC / 128																																												
LE_PWM_DUTY_PCN[2:0](P)	pwm resolution (PS)																																												
3'h0	$2^{10} = 1024$																																												
3'h1	$2^9 = 512$																																												
3'h2	$2^8 = 256$																																												

		<table border="1"> <tr><td>3'h3</td><td><math>2^7=128</math></td></tr> <tr><td>3'h4</td><td><math>2^6=64</math></td></tr> <tr><td>3'h5</td><td><math>2^5=32</math></td></tr> <tr><td>3'h6</td><td><math>2^4=16</math></td></tr> <tr><td>3'h7</td><td><math>2^3=8</math></td></tr> </table>	3'h3	$2^7=128$	3'h4	$2^6=64$	3'h5	$2^5=32$	3'h6	$2^4=16$	3'h7	$2^3=8$	
3'h3	$2^7=128$												
3'h4	$2^6=64$												
3'h5	$2^5=32$												
3'h6	$2^4=16$												
3'h7	$2^3=8$												
		<p><b>LE_EN_EXT_EN:</b> extend LE_en when LE off until content dimming finish.</p> <p><b>LE_DD_RST:</b></p> <p>0: DD 為0 , old_tar_val = tar_val</p> <p>1: DD 為0 , old_tar_val = 0</p> <p><b>LE_NONNORM_DD_EN:</b></p> <p>first non_normal(idle/scroll/partial) disp frame backlight dimming or not.</p> <p>0: dimming off</p> <p>1: dimming on</p>											
Restriction	-												

## 2.6. Jadard page 2 command Description

### **2.6.1. DCDC\_SET : DCDC setting (Page2 – B8h)**




GOV off : set : gov\_s=gov\_e

Power on, default , blanking, non-display area → AVDD\_D\_S [2:0]

GOV start @ Display -1 H

Normal display into V blanking :



GOV end @ Display +1 H

**EQ2\_EN : Set DCDC EQ2 timing enable**

**EQ3\_EN : Set DCDC EQ3 timing enable**

**DCDC\_EQ2[5:0] : Set DCDC EQ2 timing**


**DCDC\_EQ3[5:0] : Set DCDC EQ3 timing**

Note :

EQP1: +V0→VCI; EQN1:-V0→GND.

EQP2/EQN2 : AVDD=VCIP2X ; AVEE=VCL

EQP3/EQN3 : AVDD=7.2V ; AVEE=-5.4V (Over driver range)



換極性 : EQ2/EQ3 on

Blanking : EQ2 on

Sweep white/black : EQ2/EQ3 off

	EQ2	EQ3
BIT	6	6
Number	0-64	0-64
Time step	OSC/8	OSC/8
Period	0~51us	0~51us

**DCDC\_GOV\_S[5:0]** : Set GOV\_S timing


**DCDC\_GOV\_E[5:0]** : Set GOV\_E timing


	gov_s	gov_e
BIT	6	6
Number	0-64	0-64
Time step	OSC/8	OSC/8
Period	0~51us	0~51us

Restriction

-

## 2.6.2. SETRGBCYC2: Set RGB IF source switch control timing (Page2 - C1h)

CMD/PAs	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																															
Command	R/W	1	1	0	0	0	0	0	1	C1																																															
Parameter 1	R/W	-	SDPRDUM	SDDUM[1:0]		SDSW[1:0]	SDPORCH[1:0]			-																																															
Parameter 2	R/W		RGB_SPAIF[3:0]			RGB_SPAIB[3:0]				-																																															
Parameter 3	R/W		RGB_SNAIF[3:0]			RGB_SNAIB[3:0]				-																																															
Parameter 4	R/W	-	-	SDSW_GAS[1:0]		-	-	SDPARTIAL[1:0]		-																																															
Description	<p>This command is used to set SD related control timing.</p> <p><b>SDPORCH[1:0]:</b> Set SD output at blanking area.  <b>SDSW[1:0]:</b> Set SD output at sweep white case.  <b>SDSW_GAS[1:0]:</b> Set SD output during abnormal power off.  <b>SDPARTIAL[1:0]:</b> Set SD output for partial display.</p> <table border="1"> <tr> <td>SDPORCH[1:0]/ SDSW [1:0]/ SDSW_GAS [1:0]/ SDPARTIAL[1:0]</td><td>SD Output</td></tr> <tr> <td>00</td><td>PullGND</td></tr> <tr> <td>01</td><td>V0</td></tr> <tr> <td>10</td><td>V255</td></tr> <tr> <td>11</td><td>Hi-Z</td></tr> </table> <p><b>SDPRDUM:</b> Enable SD pre-dummy line function.  0:indicates normal display lines  1:indicates add one dummy display lines</p> <p><b>SDDUM[1:0]:</b> Set SD output at dummy display line.</p> <table border="1"> <tr> <td>SDDUM[1:0]</td><td>SD Output</td></tr> <tr> <td>00</td><td>PullGND</td></tr> <tr> <td>01</td><td>V0</td></tr> <tr> <td>10</td><td>V255</td></tr> <tr> <td>11</td><td>EQ Level</td></tr> </table>  <p>Below parameters are setting shift time between SWBSPAI / SWBSNAI and SPAI / SNAI for channel OP polarity control timing.</p> <p><b>RGB_SPAIF[3:0]:</b> Set rising edge delay time of SPA to SWBSPAI rising edge.  <b>RGB_SPAIB[3:0]:</b> Set falling edge shift time of SPA to SWBSPAI falling edge.  <b>RGB_SNAIF[3:0]:</b> Set rising edge shift time of SNA to SWBSNAI rising edge.  <b>RGB_SNAIB[3:0]:</b> Set falling edge delay time of SNA to SWBSNAI falling edge.</p> <table border="1"> <thead> <tr> <th>RGB_SPAIF [7:0]</th><th>RGB_SPAIB [7:0]</th><th>RGB_SNAIF [7:0]</th><th>RGB_SNAIB [7:0]</th><th>Clock cycle</th></tr> </thead> <tbody> <tr> <td>0h</td><td>0h</td><td>0h</td><td>0h</td><td>0 timing clock</td></tr> <tr> <td>1h</td><td>1h</td><td>1h</td><td>1h</td><td>1 timing clock</td></tr> <tr> <td>2h</td><td>2h</td><td>2h</td><td>2h</td><td>2 timing clock</td></tr> <tr> <td>:</td><td>:</td><td>:</td><td>:</td><td>1 timing clock /step</td></tr> <tr> <td>Eh</td><td>Eh</td><td>Eh</td><td>Eh</td><td>14 timing clock</td></tr> <tr> <td>Fh</td><td>Fh</td><td>Fh</td><td>Fh</td><td>15 timing clock</td></tr> </tbody> </table> <p>Note: 1 timing clock = 4 multiple of Fosc.</p>	SDPORCH[1:0]/ SDSW [1:0]/ SDSW_GAS [1:0]/ SDPARTIAL[1:0]	SD Output	00	PullGND	01	V0	10	V255	11	Hi-Z	SDDUM[1:0]	SD Output	00	PullGND	01	V0	10	V255	11	EQ Level	RGB_SPAIF [7:0]	RGB_SPAIB [7:0]	RGB_SNAIF [7:0]	RGB_SNAIB [7:0]	Clock cycle	0h	0h	0h	0h	0 timing clock	1h	1h	1h	1h	1 timing clock	2h	2h	2h	2h	2 timing clock	:	:	:	:	1 timing clock /step	Eh	Eh	Eh	Eh	14 timing clock	Fh	Fh	Fh	Fh	15 timing clock	
SDPORCH[1:0]/ SDSW [1:0]/ SDSW_GAS [1:0]/ SDPARTIAL[1:0]	SD Output																																																								
00	PullGND																																																								
01	V0																																																								
10	V255																																																								
11	Hi-Z																																																								
SDDUM[1:0]	SD Output																																																								
00	PullGND																																																								
01	V0																																																								
10	V255																																																								
11	EQ Level																																																								
RGB_SPAIF [7:0]	RGB_SPAIB [7:0]	RGB_SNAIF [7:0]	RGB_SNAIB [7:0]	Clock cycle																																																					
0h	0h	0h	0h	0 timing clock																																																					
1h	1h	1h	1h	1 timing clock																																																					
2h	2h	2h	2h	2 timing clock																																																					
:	:	:	:	1 timing clock /step																																																					
Eh	Eh	Eh	Eh	14 timing clock																																																					
Fh	Fh	Fh	Fh	15 timing clock																																																					



### **2.6.3. SET OSCM: Oscillator M setting (Page2 - C5h)**

CMD/PAs	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX																		
Command	<b>R/W</b>	1	1	0	0	0	1	0	1	C5																		
Parameter 1	<b>R/W</b>	-	OSC_DIV_E N0	OSC_DIV_EN1[2:0]			OSCM_ADJ[2:0]		-																			
			This command is used to set oscillator M. OSCM (RC type) is used for HWRST & faster startup for MIPI LP mode.																									
			<b>OSC_DIV_EN0:</b> Control oscillation of OSCM On/Off. 0: No division. 1: Division step is 2.																									
			<b>OSC_DIV_EN1:</b> Control oscillation of OSCM On/Off.																									
Description	<table border="1"> <thead> <tr> <th>OSC_DIV_EN1[2:0]</th><th>Divided Step</th></tr> </thead> <tbody> <tr><td>0 0 0</td><td>No divided</td></tr> <tr><td>0 0 1</td><td>2</td></tr> <tr><td>0 1 0</td><td>4</td></tr> <tr><td>0 1 1</td><td>8</td></tr> <tr><td>1 0 0</td><td>16</td></tr> <tr><td>1 0 1</td><td>16</td></tr> <tr><td>1 1 0</td><td>16</td></tr> <tr><td>1 1 1</td><td>16</td></tr> </tbody> </table>			OSC_DIV_EN1[2:0]	Divided Step	0 0 0	No divided	0 0 1	2	0 1 0	4	0 1 1	8	1 0 0	16	1 0 1	16	1 1 0	16	1 1 1	16							
OSC_DIV_EN1[2:0]	Divided Step																											
0 0 0	No divided																											
0 0 1	2																											
0 1 0	4																											
0 1 1	8																											
1 0 0	16																											
1 0 1	16																											
1 1 0	16																											
1 1 1	16																											
<b>OSCM_ADJ[2:0]:</b> Adjust frequency oscillator M.																												
<table border="1"> <thead> <tr> <th>OSCL_ADJ[2:0]</th><th>frequency (MHz)</th></tr> </thead> <tbody> <tr><td>0 0 0</td><td>8.2328</td></tr> <tr><td>0 0 1</td><td>10.234(default)</td></tr> <tr><td>0 1 0</td><td>12.221</td></tr> <tr><td>0 1 1</td><td>14.197</td></tr> <tr><td>1 0 0</td><td>16.166</td></tr> <tr><td>1 0 1</td><td>18.108</td></tr> <tr><td>1 1 0</td><td>20.043</td></tr> <tr><td>1 1 1</td><td>21.976</td></tr> </tbody> </table>			OSCL_ADJ[2:0]	frequency (MHz)	0 0 0	8.2328	0 0 1	10.234(default)	0 1 0	12.221	0 1 1	14.197	1 0 0	16.166	1 0 1	18.108	1 1 0	20.043	1 1 1	21.976								
OSCL_ADJ[2:0]	frequency (MHz)																											
0 0 0	8.2328																											
0 0 1	10.234(default)																											
0 1 0	12.221																											
0 1 1	14.197																											
1 0 0	16.166																											
1 0 1	18.108																											
1 1 0	20.043																											
1 1 1	21.976																											
Restriction			-																									

### 3. JADARD COMMAND LIST

#### 3.1. OTP table

OTP_IN DEX (HEX)	Ref. Command	Ref. Index	Duplicate	B7	B6	B5	B4	B3	B2	B1	B0		
0	SEQUENCE _CTRL	P0_B0_01	1	NVALID	DC0H[2:0]				-	DC1H[2:0]			
1		P0_B0_02		-	DC2H[2:0]				-	DC3H[2:0]			
2		P0_B0_03		-	-	-	-	-	-	DC7H[2:0]			
3		P0_B0_04		DC0L	DC1L	DC2L	DC3L	DC4L	DC5L	DC6L	DC7L		
4		P0_B0_05		T0P[1:0]		T1P[1:0]		T8P[1:0]		-	VCOM_SEL		
5		P0_B0_06		-	SOFT0H[2:0]				-	SOFT0L[2:0]			
E	SETRGBIF	P0_BD_01	1	NVALID	-	BLK_O PT	DEM	VSPL	HSPL	DEPL	PCPL		
F		P0_BD_02		-	-	RGB_SEL[1:0]	-	-	-	RGB_SYNC_LN[ 9:8]			
10		P0_BD_03		RGB_SYNC_LN[7:0]									
11		P0_BD_04		RGB_SYNC_RESO_X[7:0]									
12		P0_BD_05		RGB_SYNC_VBP[7:0]									
13		P0_BD_06		RGB_SYNC_HBP[7:0]									
16	GAMMA_SE T	P0_B7_01	1	NVALID	VGSP_S[6:0]								
17		P0_B7_02		VGMP_S[7:0]									
18		P0_B7_03		-	VGSN_S[6:0]								
19		P0_B7_04		VGMN_S[7:0]									
1A	OTP_SET	P0_B8_01	1	NVALID	-	VPP_DT[1:0]		VPP_VGHZ_CLK[3:0]					
1B		P0_B8_02		VPP_VG HZ_RT	VPP_V GHZ_N C	-	-	-	-	VPP_VGHZ_S[1: 0]			
1C	POW_CTRL	P0_B9_01	1	NVALID	AP[2:0]				-	-	VCOM_EN VGM_E N		
1D		P0_B9_02		AVDDZ_ NC	AVDDZ_D _NC	AVEEZ _NC	-	VGHZ_N C	VGLZ_N C	-	-		
1E		P0_B9_03		MVZ_EN	MVZ_D _EN	-	-	VGHZ_E N	VGLZ_E N	-	-		
20	DCDC_SEL	P0_BB_01	1	NVALID	VGHZ_R T	-	-	VGLZ_S[3:0]					
21		P0_BB_02		-	AVDDZ_D_S[2:0]				AVDDZ_S[1:0]	AVEEZ_S[1:0]			
22		P0_BB_03		VGHZ_CLK[3:0]				VGHZ_CLKB[1: 0]	VGHZ_CLKP[1:0]				
23		P0_BB_04		VGLZ_CLK[3:0]				VGLZ_CLKB[1: 0]	VGLZ_CLKP[1:0]				
24		P0_BB_05		MVZ_S_CLK[3:0]				MVZ_S_CLKB[1: 0]	MVZ_S_CLKP[1: 0]				
25		P0_BB_06		MVZ_G_CLK[3:0]				MVZ_G_CLKB[1: 0]	MVZ_G_CLKP[1: 0]				
26		P0_BB_07		NMVZ_D_CLK[3:0]				NMVZ_D_CLKB[ 1:0]	NMVZ_D_CLKP[ 1:0]				
27		P0_BB_08		MVZ_D_CLK[3:0]				MVZ_D_CLKB[1: 0]	MVZ_D_CLKP[1: 0]				
28	VDDD_CTR L	P0_BC_01	1	NVALID	VDDD_S0[2:0]				AVSSN _EN	AVSSN_S[2:0]			
29		P0_BC_02		-	VDDD_S1[2:0]				VDDD_VCI _EN	VDDD_S2[2:0]			
2A	GAS_CTRL	P0_BE_01	1	NVALID	-	-	-	-	-	-	-		
2B		P0_BE_02		GAS_SL PIN_EN	GAS_O UT_EN	GAS_V CI_EN	GAS_I OVCC _EN	GAS_BLK_NUM[3:0]					



5B		<b>P0_D0_06</b>		-	-	-	GD_PT GISC	GD_ISC[3:0]
68	SET_R_GA MMA	<b>P0_C8_01</b>	1	<b>NVALID</b>	-		RPA15[5:0]	
69		<b>P0_C8_02</b>		-	-		RPA14[5:0]	
6A		<b>P0_C8_03</b>		-	-		RPA13[5:0]	
6B		<b>P0_C8_04</b>		-	-		RPA12[5:0]	
6C		<b>P0_C8_05</b>		-	-		RPA11[5:0]	
6D		<b>P0_C8_06</b>		-	-		RPA10[5:0]	
6E		<b>P0_C8_07</b>		-	-		RPA9[5:0]	
6F		<b>P0_C8_08</b>		-	-		RPA8[5:0]	
70		<b>P0_C8_09</b>		-	-		RPA7[5:0]	
71		<b>P0_C8_10</b>		-	-		RPA6[5:0]	
72		<b>P0_C8_11</b>		-	-		RPA5[5:0]	
73		<b>P0_C8_12</b>		-	-		RPA4[5:0]	
74		<b>P0_C8_13</b>		-	-		RPA3[5:0]	
75		<b>P0_C8_14</b>		-	-		RPA2[5:0]	
76		<b>P0_C8_15</b>		-	-		RPA1[5:0]	
77		<b>P0_C8_16</b>		-	-		RPA0[5:0]	
78		<b>P0_C8_17</b>		-	-		RNA15[5:0]	
79		<b>P0_C8_18</b>		-	-		RNA14[5:0]	
7A		<b>P0_C8_19</b>		-	-		RNA13[5:0]	
7B		<b>P0_C8_20</b>		-	-		RNA12[5:0]	
7C		<b>P0_C8_21</b>		-	-		RNA11[5:0]	
7D		<b>P0_C8_22</b>		-	-		RNA10[5:0]	
7E		<b>P0_C8_23</b>		-	-		RNA9[5:0]	
7F		<b>P0_C8_24</b>		-	-		RNA8[5:0]	
80		<b>P0_C8_25</b>		-	-		RNA7[5:0]	
81		<b>P0_C8_26</b>		-	-		RNA6[5:0]	
82		<b>P0_C8_27</b>		-	-		RNA5[5:0]	
83		<b>P0_C8_28</b>		-	-		RNA4[5:0]	
84		<b>P0_C8_29</b>		-	-		RNA3[5:0]	
85		<b>P0_C8_30</b>		-	-		RNA2[5:0]	
86		<b>P0_C8_31</b>		-	-		RNA1[5:0]	
87		<b>P0_C8_32</b>		-	-		RNA0[5:0]	
88	2	<b>P0_C8_01</b>	2	<b>NVALID</b>	-		RPA15[5:0]	
89		<b>P0_C8_02</b>		-	-		RPA14[5:0]	
8A		<b>P0_C8_03</b>		-	-		RPA13[5:0]	
8B		<b>P0_C8_04</b>		-	-		RPA12[5:0]	
8C		<b>P0_C8_05</b>		-	-		RPA11[5:0]	
8D		<b>P0_C8_06</b>		-	-		RPA10[5:0]	
8E		<b>P0_C8_07</b>		-	-		RPA9[5:0]	
8F		<b>P0_C8_08</b>		-	-		RPA8[5:0]	


90	<b>P0_C8_09</b>	-	-	RPA7[5:0]
91		-	-	RPA6[5:0]
92		-	-	RPA5[5:0]
93		-	-	RPA4[5:0]
94		-	-	RPA3[5:0]
95		-	-	RPA2[5:0]
96		-	-	RPA1[5:0]
97		-	-	RPA0[5:0]
98		-	-	RNA15[5:0]
99		-	-	RNA14[5:0]
9A		-	-	RNA13[5:0]
9B		-	-	RNA12[5:0]
9C		-	-	RNA11[5:0]
9D		-	-	RNA10[5:0]
9E		-	-	RNA9[5:0]
9F		-	-	RNA8[5:0]
A0		-	-	RNA7[5:0]
A1		-	-	RNA6[5:0]
A2		-	-	RNA5[5:0]
A3		-	-	RNA4[5:0]
A4		-	-	RNA3[5:0]
A5		-	-	RNA2[5:0]
A6		-	-	RNA1[5:0]
A7		-	-	RNA0[5:0]
A8	<b>P0_C8_01</b>	<b>NVALID</b>	-	RPA15[5:0]
A9	<b>P0_C8_02</b>	-	-	RPA14[5:0]
AA	<b>P0_C8_03</b>	-	-	RPA13[5:0]
AB	<b>P0_C8_04</b>	-	-	RPA12[5:0]
AC	<b>P0_C8_05</b>	-	-	RPA11[5:0]
AD	<b>P0_C8_06</b>	-	-	RPA10[5:0]
AE	<b>P0_C8_07</b>	-	-	RPA9[5:0]
AF	<b>P0_C8_08</b>	-	-	RPA8[5:0]
B0	<b>P0_C8_09</b>	-	-	RPA7[5:0]
B1	<b>P0_C8_10</b>	-	-	RPA6[5:0]
B2	<b>P0_C8_11</b>	-	-	RPA5[5:0]
B3	<b>P0_C8_12</b>	-	-	RPA4[5:0]
B4	<b>P0_C8_13</b>	-	-	RPA3[5:0]
B5	<b>P0_C8_14</b>	-	-	RPA2[5:0]
B6	<b>P0_C8_15</b>	-	-	RPA1[5:0]
B7	<b>P0_C8_16</b>	-	-	RPA0[5:0]
B8	<b>P0_C8_17</b>	-	-	RNA15[5:0]

B9	<b>P0_C8_18</b>	-	-	RNA14[5:0]
BA		-	-	RNA13[5:0]
BB		-	-	RNA12[5:0]
BC		-	-	RNA11[5:0]
BD		-	-	RNA10[5:0]
BE		-	-	RNA9[5:0]
BF		-	-	RNA8[5:0]
C0		-	-	RNA7[5:0]
C1		-	-	RNA6[5:0]
C2		-	-	RNA5[5:0]
C3		-	-	RNA4[5:0]
C4		-	-	RNA3[5:0]
C5		-	-	RNA2[5:0]
C6		-	-	RNA1[5:0]
C7		-	-	RNA0[5:0]
C8	<b>P0_C8_01</b>	NVALID	-	RPA15[5:0]
C9		-	-	RPA14[5:0]
CA		-	-	RPA13[5:0]
CB		-	-	RPA12[5:0]
CC		-	-	RPA11[5:0]
CD		-	-	RPA10[5:0]
CE		-	-	RPA9[5:0]
CF		-	-	RPA8[5:0]
D0		-	-	RPA7[5:0]
D1		-	-	RPA6[5:0]
D2		-	-	RPA5[5:0]
D3		-	-	RPA4[5:0]
D4		-	-	RPA3[5:0]
D5		-	-	RPA2[5:0]
D6		-	-	RPA1[5:0]
D7		-	-	RPA0[5:0]
D8		-	-	RNA15[5:0]
D9		-	-	RNA14[5:0]
DA		-	-	RNA13[5:0]
DB		-	-	RNA12[5:0]
DC		-	-	RNA11[5:0]
DD		-	-	RNA10[5:0]
DE		-	-	RNA9[5:0]
DF		-	-	RNA8[5:0]
E0		-	-	RNA7[5:0]
E1		-	-	RNA6[5:0]

E2		P0_C8_27		-	-	RNA5[5:0]										
E3		P0_C8_28		-	-	RNA4[5:0]										
E4		P0_C8_29		-	-	RNA3[5:0]										
E5		P0_C8_30		-	-	RNA2[5:0]										
E6		P0_C8_31		-	-	RNA1[5:0]										
E7		P0_C8_32		-	-	RNA0[5:0]										
134	SETDSISET UP1	P0_CC_01	1	NVALID	ULPS_BY_D0	ESD_P ROTEC T_CLK	RST_T RIGGE R_EN	SPECI AL_PK T_EN	-	-	-					
135		P0_CC_02		SETUP11 _7	VC_ID_ CHK	VC_ID[1:0]		ERR_F G_EN	ERR_R PT_EN	INIT_TIME_SET[ 1:0]						
136		P0_CC_03		SETUP1 2_7	-	TX_OS C_DIV	TA_GO[2:0]			TA_GET[1:0]						
137	SETPHY1	P0_CD_01	1	NVALID	RX_LDO_SEL[2:0]			-	-	HS_RX_RT[1:0]						
138		P0_CD_02		-	TX_LDO_SEL[2:0]			-	-	LP_TX_SR[1:0]						
139	RAMCTRL	P0_D7_01	1	NVALID	-	SPI_2L AN_EN	RP	RM	-	DM[1:0]						
13A		P0_D7_02		SCL_PL	EXT_V S_PL	EPF[1:0]		ENDIA N	-	MDT[1:0]						
13B	SET_WD	P0_DD_01	1	NVALID	WD_OF F	WD_MODE[1:0]	FBLK_ EN	WD_CLK_SEL[2:0]								
13C		P0_DD_02		WD_TIMER_TCON[7:0]												
144	SETID(OTP* 2)	P0_E9_01	1	NVALID	-	-	-	-	-	-	-	-				
145		P0_E9_02		ID1[7:0]												
146		P0_E9_03		ID2[7:0]												
147		P0_E9_04		ID3[7:0]												
148		P0_E9_05		ID4[7:0]												
149	PWM_CTRL	P0_E9_01	2	NVALID	-	-	-	-	-	-	-	-				
14A		P0_E9_02		ID1[7:0]												
14B		P0_E9_03		ID2[7:0]												
14C		P0_E9_04		ID3[7:0]												
14D		P0_E9_05		ID4[7:0]												
150	DCDC_CTRL	P1_B5_01	1	NVALID	-	-	LE_LE DON_E N	LE_LE DON_P OL	-	LE_LE DPWM _POL	LE_LED _VOL					
151		P1_B5_02		LE_NON NORM_D D_EN	LE_EN	LE_PW M_SYN C2VS	LE_DD _RST	-	LE_PWM_DUTY_PCN[2:0]							
152		P1_B5_03		LE_SEL_CLK_DIV[7:0]												
153		P1_B5_04		LE_N_VAL[7:0]												
15D	DCDC_OPT	P2_B7_01	1	NVALID	GAS_S HT_EN	MVZ_S 2D	MVZ_S 2G	MIM_B LK_AN D_DISP 3	MIM_B PASS_ 2DFF	MIM_B ON_SO FT	MIM_P ON_SO FT	MIM_BL K_S				
15E		P2_B7_02		MVZ_IBS	MVZ_D _IBS	MVZ_S OFT	-	VGHZ_I BS	VGLZ_I BS	-	-					
15F		P2_B7_03		MVZ_NO PS	MVZ_D _NOPS	VGHZ_ NOPS	VGLZ_ NOPS	VGHZ_ DISCH	VGLZ_ DISCH	VGHZ_ PAVDD	VDDS_ OPT					
160		P2_B7_04		DDS[7:0]												
161	DCDC_SET	P2_B8_01	1	NVALID	VCL_S	VCIP2X_S[1:0]			VGHZ_ OV_PA VDD	AVDDZ_D_OV_S[2:0]						
162		P2_B8_02		EQ2_EN	-	DCDC_EQ2[5:0]										

163		<b>P2_B8_03</b>		EQ3_EN	-	DCDC_EQ3[5:0]					
164				-	-	DCDC_GOV_S[5:0]					
165				-	-	DCDC_GOV_E[5:0]					
16C	SETRGBCY C2	<b>P2_C1_01</b>	1	NVALID	SDPRD UM	SDDUM[1:0]	SDSW[1:0]	SDPORCH[1:0]			
16D		<b>P2_C1_02</b>		RGB_SPAIF[3:0]			RGB_SPAIB[3:0]				
16E		<b>P2_C1_03</b>		RGB_SNAIF[3:0]			RGB_SNAIB[3:0]				
16F		<b>P2_C1_04</b>		-	-	SDSW_GAS[1:0] 1	-	-	SDPARTIAL[1:0]		
178	SETTCON_ OPT	<b>P2_C3_01</b>	1	NVALID	TCON_OPT2[22:16]						
179		<b>P2_C3_02</b>		TCON_OPT2[15:8]							
17A		<b>P2_C3_03</b>		TCON_OPT2[7:0]							
17B		<b>P2_C3_04</b>		LCLK_STA[3:0]			LCLK_PARK_STA	PWR_T_C_CLK_OFF	PWR_S_D_OFF		
17C		<b>P2_C3_05</b>		L2EN_ST_R_OPT	STPLUSE_E[2:0]		-	-	STPLUSE_S[1:0]		
17D		<b>P2_C3_06</b>		L3EN_E[3:0]			L3EN_S[3:0]				
17E		<b>P2_C3_07</b>		L2EN_OFFSET[7:0]							
17F		<b>P2_C3_08</b>		L2EN0_E[3:0]			L2EN0_S[3:0]				
180		<b>P2_C3_09</b>		L2EN1_E[3:0]			L2EN1_S[3:0]				
181		<b>P2_C3_10</b>		L2EN2_E[3:0]			L2EN2_S[3:0]				
182		<b>P2_C3_11</b>		L2EN3_E[3:0]			L2EN3_S[3:0]				
183		<b>P2_C3_12</b>		L2EN_STR[7:0]							
184	SET_OSCM	<b>P2_C5_01</b>	1	NVALID	OSC_DIV_EN0	OSC_DIV_EN1[2:0]	OSCM_ADJ[2:0]				

### 3.2. OTP Programming Flow



### 3.3. Programming Sequence

Step	Operation
1	Power on and HWRST the module. Then do SLPOOUT.
2	Set 0xDFh = 0x98h,0x51h,0XE9h to access extension commands.
3	Set page0 CMD(RDEh=0x00h) , 1) Internal power mode, set Page0 RD9h_PA4=0x02 ( OTP_INT_VPP = 1 and OTP_PGM_SEL=0 ) 2) External power mode , feed external power 8.3 to VPP then set CMD RD9h_PA4=0x20 ( OTP_INT_VPP = 0 and OTP_PGM_SEL=1).
4	Wait 100ms for VPP power stable.
5	Write optimized OTP value to related register.
6	Set Page0 CMD(RDEh=0x00h), then set Page0_0xE8h = 0x5Ah, 0xA5h to enable UP KEY.
7	Set 0xD9h_PA2&PA3 (OTP_INDEX[9:0]) that you want to programmed.
8	Set 0xD9h_PA4[0]=1 ( OTP_AUTO_PROG=1 )
9	Delay 200ms for internal power to program OTP. Or delay 200ms for external power to program OTP.
10	One OTP block programming was completed. Return to step (7) for next OTP block programming. Or go next step if all OTP programming is finished.
11	Set Page0_0xE8h = 0x00h, 0x00h to disable OTP KEY.
12	If you use external power, remove the external power 8.3V from VPP.


Note:

1. All OTP default value is 1.
2. OTP can be reloaded only NVALID bit is burned(value is 0).
3. Fifipower driver IC do auto OTP programming. User only set the start OTP\_INDEX of the Ref. CMD block then all block is programmed by driver IC. This function also can be used for MTP Ref. CMD block.

For example:

- a. To program VCOM\_SET 1<sup>st</sup> time, user set OTP\_INDEX=006h then from OTP\_INDEX=006h to OTP\_INDEX=007h(Ref. CMD block of 1<sup>st</sup> VCOM\_SET) is programmed by driver IC.
- b. To program VCOM\_SET 2<sup>nd</sup> time, user still set OTP\_INDEX=006h then from OTP\_INDEX=008h to OTP\_INDEX=009h(Ref. CMD block of 2<sup>nd</sup> VCOM\_SET) is programmed by driver IC.

### 3.4. OTP Programming example of SETID setting



### 3.5. OTP read example

