


AMI5HG 0.5 micron CMOS Gate Array

Description

JK01x is a family of static, master-slave JK flip-flops. RESET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table																														
	<table border="1"> <thead> <tr> <th>RN</th> <th>J</th> <th>K</th> <th>C</th> <th>Q(n+1)</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> <td>↑</td> <td>NC</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> <td>↑</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>↑</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> <td>↑</td> <td>$\overline{Q(n)}$</td> </tr> </tbody> </table> <p>NC = No Change</p>	RN	J	K	C	Q(n+1)	L	X	X	X	L	H	L	L	↑	NC	H	L	H	↑	L	H	H	L	↑	H	H	H	H	↑	$\overline{Q(n)}$
RN	J	K	C	Q(n+1)																											
L	X	X	X	L																											
H	L	L	↑	NC																											
H	L	H	↑	L																											
H	H	L	↑	H																											
H	H	H	↑	$\overline{Q(n)}$																											

Core Logic

HDL Syntax

Verilog JK01x *inst_name* (Q, C, J, K, RN);

VHDL *inst_name*: JK01x port map (Q, C, J, K, RN);

Pin Loading

Pin Name	Equivalent Loads	
	JK011	JK012
J	1.0	1.0
K	1.0	1.0
C	1.0	1.0
RN	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
JK011	11.0	TBD	25.0
JK012	12.0	TBD	28.3

a. See page 2-15 for power equation.

AMI5HG 0.5 micron CMOS Gate Array

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	2	5	8	10 (max)
	JK011	From: C	t_{PLH}	0.83	0.87	1.02	1.20
To: Q		t_{PHL}	0.70	0.76	0.88	0.98	1.04
From: RN		t_{PHL}	0.31	0.35	0.45	0.53	0.59
	Number of Equivalent Loads		1	4	8	13	17 (max)
	JK012	From: C	t_{PLH}	0.84	0.93	1.03	1.15
To: Q		t_{PHL}	0.71	0.80	0.88	0.97	1.03
From: RN		t_{PHL}	0.31	0.37	0.44	0.52	0.58

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

Timing Constraints


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Delay (ns)		Parameter	Cell	
From	To		JK011	JK012
Min C Width	High	t_w	0.84	0.84
Min C Width	Low	t_w	0.75	0.75
Min RN Width	Low	t_w	0.53	0.58
Min J Setup		t_{su}	0.75	0.75
Min J Hold		t_h	0.17	0.17
Min K Setup		t_{su}	0.64	0.64
Min K Hold		t_h	0.17	0.17
Min RN Setup		t_{su}	0.36	0.40
Min RN Hold		t_h	0.33	0.33

Core Logic

AMI5HG 0.5 micron CMOS Gate Array

Logic Schematic



Core Logic