


AMI5HG 0.5 micron CMOS Gate Array

Description

JK01x is a family of static, master-slave JK flip-flops. RESET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol		Truth Table																																		
		<table border="1"> <thead> <tr> <th>RN</th><th>J</th><th>K</th><th>C</th><th>Q(n+1)</th></tr> </thead> <tbody> <tr> <td>L</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>H</td><td>L</td><td>L</td><td>↑</td><td>NC</td></tr> <tr> <td>H</td><td>L</td><td>H</td><td>↑</td><td>L</td></tr> <tr> <td>H</td><td>H</td><td>L</td><td>↑</td><td>H</td></tr> <tr> <td>H</td><td>H</td><td>H</td><td>↑</td><td><u>Q(n)</u></td></tr> </tbody> </table>					RN	J	K	C	Q(n+1)	L	X	X	X	L	H	L	L	↑	NC	H	L	H	↑	L	H	H	L	↑	H	H	H	H	↑	<u>Q(n)</u>
RN	J	K	C	Q(n+1)																																
L	X	X	X	L																																
H	L	L	↑	NC																																
H	L	H	↑	L																																
H	H	L	↑	H																																
H	H	H	↑	<u>Q(n)</u>																																
NC = No Change																																				

Core Logic

HDL Syntax

Verilog JK01x *inst_name* (Q, C, J, K, RN);

VHDL *inst_name*: JK01x port map (Q, C, J, K, RN);

Pin Loading

Pin Name	Equivalent Loads	
	JK011	JK012
J	1.0	1.0
K	1.0	1.0
C	1.0	1.0
RN	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
JK011	11.0	TBD	25.0
JK012	12.0	TBD	28.3

a. See page 2-15 for power equation.

AMI5HG 0.5 micron CMOS Gate Array

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Number of Equivalent Loads		1	2	5	8	10 (max)
JK011	From: C To: Q	t_{PLH} t_{PHL}	0.83 0.70	0.87 0.76	1.02 0.88	1.20 0.98
	From: RN To: Q	t_{PHL}	0.31	0.35	0.45	0.53
Number of Equivalent Loads		1	4	8	13	17 (max)
JK012	From: C To: Q	t_{PLH} t_{PHL}	0.84 0.71	0.93 0.80	1.03 0.88	1.15 0.97
	From: RN To: Q	t_{PHL}	0.31	0.37	0.44	0.52

Delay will vary with input conditions. See page 2-17 for interconnect estimates.


Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Cell	
			JK011	JK012
Min C Width	High	t_w	0.84	0.84
Min C Width	Low	t_w	0.75	0.75
Min RN Width	Low	t_w	0.53	0.58
Min J Setup		t_{su}	0.75	0.75
Min J Hold		t_h	0.17	0.17
Min K Setup		t_{su}	0.64	0.64
Min K Hold		t_h	0.17	0.17
Min RN Setup		t_{su}	0.36	0.40
Min RN Hold		t_h	0.33	0.33

AMI5HG 0.5 micron CMOS Gate Array

Logic Schematic



Core Logic