TOSHIBA

TOSHIBA Original CMOS 16-Bit Microcontroller

TLCS-900/L1 Series

TMP91C016FG JTMP91C016S

TOSHIBA CORPORATION

Semiconductor Company


Preface

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions". Especially, take care below cautions.

CAUTION How to release the HALT mode

Usually, interrupts can release all halts status. However, the interrupts = (NMI, INTO to INT3, INTRTC, INTALM0 to INTALM4, INTKEY, INTVLD0 to INTVLD2), which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of f_{FPH}) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.



CMOS 16-Bit Microcontrollers TMP91C016FG/JTMP91C016S

Outline and Features

TMP91C016 is a high-speed 16-bit microcontroller designed for the control of various mid- to large-scale equipment.

TMP91C016FG comes in a 100-pin flat package. JTMP91C016S is a 100-pad-chip product. Listed below are the features.

- (1) High-speed 16-bit CPU (900/L1 CPU)
 - Instruction mnemonics are upward compatible with TLCS-90/900
 - 16 Mbytes of linear address space
 - General-purpose registers and register banks
 - 16-bit multiplication and division instructions; bit transfer and arithmetic instructions
 - Micro DMA: 4 channels (592ns/ 2bytes at 27MHz)
- (2) Minimum instruction execution time: 148 ns (at 27 MHz)

RESTRICTIONS ON PRODUCT USE

20070701-EN

- The information contained herein is subject to change without notice.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor
 devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical
 stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety
 in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such
 TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 - In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which
 manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility
 is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its
 use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third
 parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS
 compatibility. Please use these products in this document in compliance with all applicable laws and regulations
 that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses
 occurring as a result of noncompliance with applicable laws and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

91C016-1 2008-02-20

- (3) Built-in RAM: None Built-in ROM: None
- (4) External memory expansion
 - Expandable up to 105 Mbytes (Shared program/data area)
 - Can simultaneously support 8-/16-bit width external data bus: Dynamic data bus sizing
 - Separate bus system
- (5) 8-bit timers: 4 channels
- (6) General-purpose serial interface: 2 channels

Channel 0

- UART mode
- IrDA Ver. 1.0 (115.2 kbps) mode selectable

Channel 1

- UART mode
- Synchronous mode selectable
- (7) LCD controller
 - Adapt to both Shift register type and Built-in RAM type LCD driver
- (8) Timer for real time clock (RTC)
 - Based on TC8521A
- (9) Key-on wakeup (Interrupt key input)
- (10) Watchdog timer
- (11) Melody/alarm generator
 - Melody: Output of clock 4 to 5461 Hz
 - Alarm: Output of the 8 kinds of alarm pattern
 - Output of the 5 kinds of interval interrupt
- (12) Chip select/wait controller 4 channels
- (13) MMU
 - Expandable up to 105 Mbytes (4 local area/8 bank method)
- (14) Display data reciprocal conversion function between the vertical and horizontal (8 × 8)
- (15) Interrupts: 40 interrupts
 - 9 CPU interrupts: Software interrupt instruction and illegal instruction
 - 25 internal interrupts 7 priority levels are selectable
 - 9 external interrupts: 7 priority levels are selectable

(among 4 interrupts are selectable edge mode)

- (16) Input/output ports: 31 pins (at External 16-bit data bus memory)
- (17) Standby function

Three HALT modes: IDLE2 (Programmable), IDLE1 and STOP

- (18) DRAM controller
 - \overline{2CAS} mode
- (19) Voltage compare circuit: 3 channels

91C016-2 2008-02-20

(20) Triple-clock controller


- Clock doubler (DFM) circuit is inside
- Clock gear function: Select a high-frequency clock fc/1 to fc/16
- Slow mode (fs = 32.768 kHz)

(21) Operating voltage


- VCC = 2.7 V to 3.6 V (fc max = 27 MHz)
- VCC = 1.8 V to 3.6 V (fc max = 10 MHz)

(22) Package

• 100-pin QFP: LQFP100-P-1414-0.50F







2. Pin Assignment and Pin Functions

The assignment of input/output pins for the TMP91C016, their names and functions are as follows:




Figure 2.1.1 Pin Assignment Diagram (100-pin QFP)

2.1.1 Pad Layout

Table 2.1.1 PAD Layout

(Chip size 4.38 mm \times 4.43 mm)

Unit: µm

(Criip si	Ze 4.36 IIIII × 4	+.43 111111)									Onit. µm
Pin No	Name	X Point	Y Point	Pin No	Name	X Point	Y Point	Pin No	Name	X Point	Y Point
1	PB2	-2057	1531	35	P56	-239	-2082	69	P21	2053	850
2	VLDGND	-2057	1417	36	P60	-125	-2082	70	P20	2053	964
3	VLDVCC	-2057	1303	37	P61	-11	-2082	71 ((/A15	2053	1078
4	P90	-2057	990	38	P62	103	-2082	72	A14	2053	1192
5	P91	-2057	876	39	P63	217	-2082	73	A13	2053	1306
6	P92	-2057	762	40	P64	331	-2082	74_) X A12	2053	1420
7	P93	-2057	648	41	P65	479	-2082	75	A11	2053	1534
8	P94	-2057	534	42	P66	593	-2082	76>	A10	1503	2082
9	P95	-2057	420	43	P67	707	-2082	\ 77	A9	1389	2082
10	P96	-2057	306	44	D0	821 (-2082	78	_ A8 ((1275	2082
11	P97	-2057	192	45	D1	935	-2082	79	ĄZ	(1160)	2082
12	P70	-2057	55	46	D2	1049	-2082	80	A6	1046	2082
13	P71	-2057	-59	47	D3	1163	-2082	81	A5	932	2082
14	P72	-2057	-174	48	D4	1277	-2082	82	(A4)	818	2082
15	P73	-2057	-290	49	D5	1391	-2082	83	A3	704	2082
16	PC3	-2057	-404	50	D6	1505	-2082	84/	A2	590	2082
17	PC4	-2057	-521	51	(D7	2053	-1534	85	A1	476	2082
18	PC5	-2057	-638	52	P10	2053 <	_1420	86	A0	362	2082
19	P52	-2057	-755	53	P11	2053	-1306	87	RD	248	2082
20	P53	-2057	-870	54	P12	2053	-1192	88	WR	134	2082
21	PB5	-2057	-991 /	55 <) P13	2053	-1078	89	DVCC3	20	2082
22	PB4	-2057	-1105	56)) P14	2053	- 964	90	PD0	-180	2082
23	PB3	-2057	-1219	57	P15	2053	-8 50	91	DVSS3	-294	2082
24	AM0	-2057	-1333	58	P16	2053	-736	92	PD1	-408	2082
25	DVCC1	/-2057	-1447	/ 59	P17 (2053	-606	93	PD2	-522	2082
26	X2 <	<u>_1507</u> /	-2082	60	R27 \	2053	-450	94	PD3	-638	2082
27	DVSS1	-1342	-2082	61_	P26	2053	-295	95	PD4	-752	2082
28	X1	-1176	2082	62	DVSS2	2053	-140	96	PD6	-866	2082
29	AM1	-1060	-2082	63	P74	2053	17	97	PD7	-980	2082
30	RESET	-946	-2082	64	DVCC2	2053	171	98	VREF	-1274	2082
31	PC6	-831	-2082	65	P25	2053	326	99	PB0	-1388	2082
32	PC7	-583	-2082	66	P24	2053	482	100	PB1	-1506	2082
33	EMUO	-467 ^	-2082	67	> P23	2053	622				
34	EMU1	-353	-2082	68	P22	2053	736				

2.2 Pin Names and Functions

The names of the input/output pins and their functions are described below.

Pin Name	Number of Pins	I/O	Functions
D0 to D7	8	I/O	Data (Lower): Bits 0 to 7 of data bus
P10 to P17	8	I/O	Port 1: I/O port that allows I/O to be selected at the bit-level (When used to the external 8-bit bus)
D8 to D15		I/O	Data (Upper): Bits 8 to15 of data/bus
P20 to P27	8	Output	Port 2: Output port
A16 to A23		Output	Address: Bits 16 to 23 of address bus
A8 to A15	8	Output	Address: Bits 8 to 15 of address bus
A0 to A7	8	Output	Address: Bits 0 to 7 of address bus
RD	1	Output	Read: Strobe signal for reading external memory. P5 <rde>=0, output RD when reading internal area.</rde>
WR	1	Output	Write: Strobe signal for writing data to pins D0 to D7
P52	1	I/O	Port 52: I/O port (with pull-up resistor)
HWR		Output	High Write: Strobe signal for writing data to pins D8 to D15
ĪNT3		Input	Interrupt request pin 3. Interrupt request pin with programmable rising/falling edge
P53	1	I/O	Port 53: I/Q port (with pull-up resistor)
WAIT		Input	Wait: Pin used to request CPU bus wait ((1 + N) WAIT mode)
EXWR		Output	Ex write: Strobe signal for writing data for RAM
P56	1	I/O	Port-56; I/O port (with pull-up resistor)
R/\overline{W}		Output	Read/write: 1 represents read or dummy cycle; 0 represents write cycle.
MSK		Input	Request VEECLK clock for external LCD-driver.
P60	1	1/0	Port 69; 1/O port (with pull-up resistor)
CS0		Output (Chip select 0: Outputs 0 when address is within specified address area.
LCLK0		Output	Lcd CLK: Command controll C/S for S/R type lcdd.
P61	1	I/Ø	Port 61: I/O port (with pull-up resistor)
CS1		Output	Chip select 1: Outputs 0 when address is within specified address area
CS2	1	Output	Chip select 2: Outputs 0 when address is within specified address area
CS2A		Output	Expand chip select: 2A: Outputs 0 when address is within specified address area
P63	/1	1/0	Port 63: I/O port (with pull-up resistor)
CS3		Output	Chip select 3: Outputs 0 when address is within specified address area
RAS		Output	Row address strobe: RAS strobe row address area for DRAM
P64	1	1/0	Port 64 VO port (with pull-up resistor)
EA24		Output	Chip select 24: Outputs 0 when address is within specified address area
<u>CS2B</u>		Output	Expand chip select 2B: Outputs 0 when address is within specified address area
P65	(1)	1/0	Port 65: I/O port (with pull-up resistor)
EA25		Outpût\	Chip select 25: Outputs 0 when address is within specified address area
CS2C (Output	Expand chip select 2C: Outputs 0 when address is within specified address
			area
LCLK2		Output)	Lcd CLK: Command controll C/S for S/R type lcdd.
VEECLK		// Output	Pomp-up CLK for external LCD driver
P66	1 4	1/0	Port 66: I/O port (with pull-up resistor)
UCAS		Output	Upper column address strobe: Upper CAS strobe for 2CAS type DRAM.
UDS		Output	Upper data enable strobe
WE		Output	Write strobe for DRAM (only 8-bit access)
P67	1	I/O	Port 67: I/O port (with pull-up resistor)
LCAS		Output	Lower column address strobe: Upper CAS strobe for 2CAS type DRAM.
LDS		Output	Lower data enable strobe
REFOUT		Output	Refresh cycle state singanl for DRAM (only 8-bit access)

Pin Name	Number of Pins	I/O	Functions
P70	1	I/O	Port 70: I/O port (with pull-up resistor)
SCOUT		Output	System clock output: Selectable fFPH or fs
TA1OUT		Output	8-bit timer output: Timer 0 or timer 1 out
P71	1	I/O	Port 71: I/O port (with pull-up resistor)
OPTTX0		Output	SIO0 trance port
CS2D		Output	Expond chip select 2D: Outputs 0 when address is within specified address area
P72	1	I/O	Port 72: I/O port (Shummit input, with pull-up/pull-down resistor)
OPTRX0		Input	SIO0 receive port
CS2E		Output	Expond chip select 2E: Outputs 0 when address is within specified address area
P73	1	I/O	Port 73: I/O port (with pull-up resistor)
DRAMOE		Output	DRAMOE: Strobe signal for reading external DRAM
EXRD		Output	External read: Strobe signal for reading external memory
P74	1	I/O	Port 74: I/O port (with pull-up resistor)
NMI		Input	Non-maskable interrupt request pin:
			Interrupt request pin with programmable falling edge level or with both edge levels programmable
WE		Output	Strobe signal for writing data for DRAM (only 26AS)
CAS		Output	Coulmn address strobe: Outputs 0 when address is within specified DRAM column address area (only 8 bits access)
P90 to P97	8	Input	Port: 90 to 97 port; Pin used to input ports
KI0 to KI7		Input	Key input 0 to 7: Pin used of key on wake-up 0 to 7
			(Schmitt input, with pull-up resistor)
PB0	1	I/O	Port B0: I/O port (with pull-up resistor)
VLD0		Input	Voltage level detector 0: For main battery, Interrupt request with edge, too
PB1	1	1/0 ((Port B1: I/O port (with pull-up resistor)
VLD1		Input	Voltage level detector 1: For back up battery, Interrupt request with edge, too
PB2	1	1/0/	Port B2: I/O port (with pull-up resistor)
VLD2		Input	Voltage level detector 2: For micon battery, Interrupt request with edge, too
PB3	1	1/0	Port B3: I/O port (Schmitt input, with pull-up resistor)
INT0		Input	Interrupt request pin 0: Interrupt request pin with programmable level/rising/falling edge
PB4 to PB5	//2	1/0	Port B4 to B5: //O port (Schmitt input, with pull-down resistor)
INT1 to INT2		Input	Interrupt request pin 1 to 2: Interrupt request pin with programmable rising/falling edge
PC3	1	/ 1/0 /	Port C3: I/O port (with pull-up resistor)
TXD1		Output	Serial 1 send data: Open-drain output pin by programmable
PC4	1	I/O	Port C4: I/O port (Schmitt input, with pull-up/pull-down resistor)
RXD1		Input	Serial 1 recive data
PC5	(1)	1/0	Port C5: I/O port (Schmitt input, with pull-up/pull-down resistor)
SCLK1		1/0	Serial clock I/O 1
ह्यंडम \	//	Input	Clear to send
PC6	1 /	> ((I/O //	Port C6: I/O port (Open-drain output)
XT1		/> \Input	Low-frequency oscillator connection pins
PCZ	1 }	1/0	Port C7: I/O port (Open-drain output)
XT2		Qutput	Low-frequency oscillator connection pins

Pin Name	Number of Pins	I/O	Functions
PD0	1	I/O	Port D0: I/O port (with pull-up resistor)
D1BSCP		Output	LCD driver output pin
PD1	1	I/O	Port D1: I/O port (with pull-up resistor)
D2BLP		Output	LCD driver output pin
PD2	1	I/O	Port D2: I/O port (with pull-up resistor)
D3BFR		Output	LCD driver output pin
PD3	1	I/O	Port D3: I/O port (with pull-up resistor)
DLEBCD		Output	LCD driver output pin
PD4	1	I/O	Port D4: I/Ot port (with pull-up resistor)
DOFFB		Output	LCD driver output pin
PD6	1	I/O	Port D6: I/O port (with pull-up resistor)
ALARM		Output	RTC alarm output pin
MLDALM		Output	Logical invert for Melody/alarm output pin
PD7	1	I/O	Port D7: I/O port (with pull-up resistor)
MLDALM		Output	Melody/alarm output pin / /
AM0 to AM1	2	Input	Operate mode:
			Fixed to AM1 = 0, AM0 = 1-16-bit external bus or 8-/16-bit dynamic sizing.
			Fixed to AM1=0, AM0=0,8-bit external bus fixed.
EMU0	1	Output	Open pin
EMU1	1	Output	Open pin
RESET	1	Input	Reset: Initializes TMP91C016. (with pull-up resistor)
VREF	1	Input	Power supply pin for Low-frequency oscillator, RTC and VLD.
VLDVCC	1		For VLD power supply pin
VLDVSS	1		For VLD: GND pins (0,V) (All pins should be connected with GND (0 V).)
X1/X2	2		High-frequency oscillator connection pins
DVCC	3	((Power supply pins (All Vcc pins should be connected with the power
			Supply pin).
DVSS	3		GND pins (0 V) (All pins should be connected with GND (0V).)



3. Operation

This following describes block by block the functions and operation of the TMP91C016.

Notes and restrictions for eatch book are outlined in 6. "Points of Note and Restrictions" at the end of this manual.

3.1 CPU

The TMP91C016 incorporates a high-performance 16-bit CPU (The 900/L1) CPU). For CPU operation, see the TLCS-900/L1 CPU.

The following describe the unique function of the CPU used in the TMP91C016; these functions are not covered in the TLCS-900/L1 CPU section.

3.1.1 Reset

When resetting the TMP91C016 microcontroller, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then set the RESET input to low level at least for 10 system clocks (12 µs at 27 MHz).

Thus when turn on the switch, be set to the power supply voltage is within the operating voltage range, and that the internal high frequency oscillator has stabilized. Then hold the RESET input to low level at least for 10 system clocks.

Clock gear is initialized 1/16 mode by reset operation. It means that the system clock mode fsys is set to fc/32 (= $fc/16 \times 1/2$).

When the reset is accept, the CPU:

 Sets as follows the program counter (PC) in accordance with the reset vector stored at address FFFF00H to FFFF02H:

PC<0:7>

Value at FFFF00H address

PC<15:8>

Value at FFFF01H address

PC<23:16>

Value at FFFF02H address

- Sets the stack pointer (XSP) to 100H.
- Sets bits <1FF2:0> of the status register (SR) to 111 (Sets the interrupt level mask register to level 7).
- Sets the <MAX> bit of the status register (SR) to 1 (Max mode).

(Note: As this product does not support Min mode, do not write a 0 to the <MAX>)

• Clears bits <RFP2:0> of the status register (SR) to 000 (Sets the register bank to

When reset is released, the CPU starts executing instructions in accordance with the program counter settings. CPU internal registers not mentioned above do not change when the reset is released.

When the reset is accepted, the CPU sets internal I/O, ports, and other pins as follows.

- Initializes the internal I/O registers.
- Sets the port pins, including the pins that also act as internal I/O, to general purpose input or output port mode.

Note: The CPU internal register (except to PC, SR, XSP) and internal RAM data do not change by resetting.

Figure 3.1.1 is a reset timing chart of the TMP91C016.





Figure 3.1.1 TMP91C016 Reset Timing Chart

3.2 Memory Map

Figure 3.2.1 is a memory map of the TMP91C016.



Note: Address 000FE0H to 00FE7H are assigned for the external memory area of built-in RAM type LCD driver.


3.3 Triple Clock Function and Standby Function

TMP91C016 contains (1) clock gear, (2) clock doubler (DFM), (3) standby controller and (4) noise-reduction circuit. It is used for low-power, low-noise systems.



The clock operating modes are as follows: (a) Single clock mode (X1, X2 pins only), (b) Dual clock mode (X1, X2, XT1 and XT2 pins) and (c) Triple clock mode (the X1, X2, XT1 and XT2 pins and DFM).

Figure 3.3.1 shows the system clock block diagrams.



Note 1: It's prohiibited to control DFM in SLOW mode when shifting from SLOW mode to NORMAL mode with use of DFM. (IDFM Start up/Stop/Change Write to DFMCR0<ACT1:0> register)


Note 2: If you shift from NORMAL mode with use of DFM to NORMAL mode, the above two instructions should be separated into two procedures as below. Change CPU clock → Stop DFM circuit.

Note 3: It's prohibited to shift from NORMAL mode with use of DFM to STOP mode directly. You should set NORMAL mode once, and then shift to STOP mode. (You should stop high frequency oscillator after you stop DFM.)

Figure 3.3.1 System Clock Block Diagram

The clock frequency input from the X1 and X2 pins is called fc, and the clock frequency input from the XT1 and XT2 pins is called fs. The clock frequency selected by SYSCR1<SYSCK> is called the system clock f_{FPH} . The system clock f_{SYS} is defined as the divided clock of f_{FPH} , and one cycle of f_{SYS} is regret to as one state.

3.3.1 Block Diagram of System Clock



3.3.2 SFRs

		7	6	5	4	3	2	1	0
SYSCR0	Bit symbol	XEN	XTEN	RXEN	RXTEN	RSYSCK	WUEF	PRCK1	PRCK0
(00E0H)	Read/Write				R/	W	•		
	After reset	1	1	1	0	0	0	20	0
	Function	0: Stop	Low- frequency oscillator (fs) 0: Stop 1: Oscillation	High- frequency oscillator (fc) after release of STOP mode 0: Stop 1: Oscillation	after release of STOP mode 0: Stop	Selects clock after release of STOP mode 0: fc 1: fs	Warm-up timer 0: Write Don't care 1: Write start timer 0: Read end Warm up 1: Read Do not end warm up	Select presca 00.1FPH 01: Reserved 10: fc/16 11: Reserved	ler clock
		7	6	5	4	3	2	1 \Diamond	\\Q\ \
SYSCR1	Bit symbol					SYSCK	GEAR2	GEAR1	GEAR0
(00E1H)	Read/Write					$(\vee \angle)$	Ŕ	w (
	After reset				\sim	0	1	(a)	_(ø/
	Function					Select system clock 0: fc 1: fs	000: fc 001: fc/2 010: fc/4 011: fc/8 100: fc/16 101: (Reserve 110: (Reserve	ed)	7
		7	6	5	√ 4	\3)2)	1	0
SYSCR2	Bit symbol		SCOSEL	WUPTM1	WUPTM0	HALTM	HALTM0	SELDRV	DRVE
(00E2H)	Read/Write		R/W-	RW	R/W	R/W	√R/W	R/W	R/W
	After reset		0		0	1	1	0	0
	Function		0: fs	Warm-up time 00: Reserved 01: 2 ⁸ /inputted 10: 2 ¹⁴ 11: 2 ¹⁶	/	HALT mode 00: Reserved 01: STOP mo 10: IDLE1 mo 11: IDLE2 mo	de	<drve> mode select 0: STOP 1: IDLE1</drve>	Pin state control in STOP/IDLE1 mode 0: I/O off 1: Remains the state before HALT
VLDCTL	Bit symbol					XT1VSEL	VLD2VSE	VLD1VSE	VLD0VSE
(0449H)	Read/Write					W	R/W	R/W	R/W
	After reset	/				0	0	0	0
	Function					0: Vcc operation 1: Vref operation	0: VLD don't use 1: VLD use	0: VLD don't use 1: VLD use	0: VLD don't use 1: VLD use

Note1: SYSCR1 bit7:4>,SYSCR2 bit7> are read as undefined value.

Note2: By reset, low-frequency oscillator become to enable condition.

Figure 3.3.3 SFR for System Clock

Symbol	Name	Address		7		6	5	4	3	2	1	0
				ACT1		ACT0	DLUPFG	DLUPTM				
				R/W		R/W	R	R/W				
	DFM			0		0	0	0		f		
DFMCR0	Control	E8H		DFM	LUP	Select fFPH	Lockup	Lockup time		7		
Di Morto	Register 0		00	STOP	STOP	fosch	status flag	0: 2 ¹² /foscH				
	, regions c	,	01	RUN	RUN	fosch	0: End	1: 2 ¹⁰ /fosch			J) ~	
			10	RUN	STOP	fDFM	1: Not end					
			11	RUN	STOP	fosch			\wedge	$(//\langle \cdot \rangle)$		
				D7		D6	D5	D4	D3	D2/	D1	D0
	DFM			R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W
DFMCR1	Control	E9H		0		0	0	1	6) 1/0	1	1
DIWORT	Register 1	L311						DFM r	evision			
	Register 1			Input frequency 4 to 6.75 MHz (at 2.7 V to 3.6 V): Write 0BH								
				Input frequency 2 to 2.5 MHz (at 2.0 ± 10%): Write 1BH						\rightarrow		

Figure 3.3.4 SFR for DFM

Limitation point on the use of DFM

1. It's prohibited to execute DFM enable/disable control in the SLOW mode (fs) (write to DFMCR0<ACT1:0> = "10"). You should control DFM in the NORMAL mode.

2. If you stop DFM operation during using DFM (DFMCR0<ACT1:0>= "10"), you shouldn't executions should be separated into two procedures as showing below.

LD (DFMCR0), C0H

; Change the clock f_{DFM} to f_{OSCH}

LD (DFMCR0), 00H

; DFM stop

3. If you stop high frequency oscillator during using DFM (DFMCR0<ACT1:0> = "10"), you should stop DFM before you stop high frequency oscillator.


Please refer to 3.35 "Clock Doubler (DFM)" for the details.



		7	6	5	4	3	2	1	0				
EMCCR0	Bit symbol	PROTECT	_	_	-	-	EXTIN	DRVOSCH	DRVOSCL				
(00E3H)	Read/Write	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
	After reset	0	0	1	0	0	0	<u>(1</u>	1				
	Function	Protect flag	Always	Always	Always	Always	1: External	fc oscillator	fs oscillator				
		0: OFF	Write "0"	Write "1"	Write "0"	Write "0"	clock	drivability	drivability				
		1: ON						1: Normal	1. Normal				
								0: Weak	0: Weak				
EMCCR1	Bit symbol						\sim (()	// \					
(00E4H)	Read/Write		Switching the protect ON/OFF by write to following 1st key, 2nd key										
	After reset		1st key: EMCCR1 = 5AH, EMCCR2 = A5H in succession write										
	Function		1st key: EMCCR1 = 5AH, EMCCR2 = A5H in succession write 2nd key: EMCCR1 = A5H, EMCCR2 = 5AH in succession write										
EMCCR2 (00E5H)	Bit symbol												
	Read/Write												
	After reset												
	Function												
EMCCR3	Bit symbol		ENFROM	ENDROM	ENPROM		FFLAG	DFLAG	PFLAG				
(00E6H)	Read/Write		R/W	R/W	R/W (Ž	R/W	R/W	/R/W)				
	After reset		0	0	0 (\sim	0	0	$\sqrt{0}$				
	Function		CS1A area	CS2B-2G	CS2A area		CS1A write	CS2B-2G	CS2A write				
			detect	area detect	detect		operation (write	operation				
			control	control	control	~	flag	operation flag	flag				
			0: Disable	0: Disable	0: Disable		(O)	\(\)					
			1: Enable	1: Enable	1: Enable		When readin	g))					
				$\mathcal{A}()$			0: Not writter						
					,	//	1: Written						
					\rightarrow		When writing						
							0: Clear flag	1					
EMCCR4	Bit symbol			\mathcal{Y}		*	\int_{0}^{1}	TA3MLDE	TA3LCDE				
(00E7H)	Read/Write		\mathcal{A}					R/W	R/W				
	After reset		\mathcal{A}	\nearrow	4	11/		0	0				
	Function	/						MLD CLK:	LCD CLK:				
			(// {\			7/		0: 32 kHz	0: 32 kHz				
						>		1: TA3	1: TA3				

Note1: In case restarting the oscillator in the stop oscillation state (e.g. Restart the oscillator in STOP mode), set EMCCR0<PRVOSCH>, <DRVOSCL>="1"

Note2: When VCC=2V \pm 10%, set EMCCR0<DRVOSCH> to "1".



3.3.3 System Clock Controller

The system clock controller generates the system clock signal (fsys) for the CPU core and internal I/O. It contains two oscillation circuits and a clock gear circuit for high-frequency (fc) operation. The register SYSCR1<SYSCK> changes the system clock to either fc or fs, SYSCR0<XEN> and SYSCR0<XTEN> control enabling and disabling of each oscillator, and SYSCR1<GEAR0:2> sets the high-frequency clock gear to either 1, 2, 4, 8 or 16 (fc, fc/2, fc/4, fc/8 or fc/16). These functions can reduce the power consumption of the equipment in which the device is installed.

The combination of settings $\langle XEN \rangle = 1$, $\langle XTEN \rangle = 0$, $\langle SYSCK \rangle = 0$ and $\langle GEAR0:2 \rangle = 100$ will cause the system clock (fsys) to be set to fc/32 (fc/16 × 1/2) after a Reset.

For example, fsys is set to 0.84 MHz when the 27-MHz oscillator is connected to the X1 and X2 pins. And TMP91C016 has another power terminal: VREF except DVCC, this VREF power terminal supply to low-frequency oscillator operation and reference voltage for VLD operation. That can controll low-frequency oscillator's power DVCC or VREF by VLDCTL<XTVSEL>.

(1) Switching from NORMAL mode to SLOW mode

When the resonator is connected to the X1 and X2 pins, or to the XT1 and XT2 pins, the warm-up timer can be used to change the operation frequency after stable oscillation has been attained.

The warm-up time can be selected using SYSCR2<WUPTM0:1>.

This warm-up timer can be programmed to start and stop as shown in the following examples 1 and 2.

Table 3.3.1 shows the warm up time.

Note 1: When using an oscillator (other than a resonator) with stable oscillation, a warm-up timer is not needed.

Note 2: The warm-up timer is operated by an oscillation clock. Hence, there may be some variation in warm-up time.

Table 3.3.1 Warm-up Times

Warm-up Time SYSCR2 <wuptm1:0></wuptm1:0>	Change to NORMAL Mode	Change to SLOW Mode
01 (28/frequency)	9.0 μs	7.8 ms
10 (2 ¹⁴ /frequency)	0.607 ms	500 ms
11 (2 ¹⁶ /frequency)	2,427 ms	2000 ms

at foscH= 27 MHz, fs = 32.768 kHz

Example 1: Setting the clock


Changing from high frequency (fc) to low frequency (fs).

0 0		1 1 1 1
SYSCR0 SYSCR1 SYSCR2	EQU EQU EQU LD	00E0H 00E1H 00E2H (SYSCR2), X-11X-B ; Sets warm-up time to 2 ¹⁶ /fs.
WUP:	SET SET BIT JR SET RES	6, (SYSCR0) ; Enables low-frequency oscillation. 2, (SYSCR0) ; Clears and starts warm-up timer. 2, (SYSCR0) ; Detects stopping of warm-up timer. 3, (SYSCR1) ; Changes f _{SYS} from fc. to fs. 7, (SYSCR0) ; Disables high-frequency oscillation.
X: Don't care,	-: No chan	
<xen></xen>		
X1, X2 pins		
<xten></xten>		
XT1, XT2 pins	3	
Warm-up time	er	Counts up by f _{SYS} Counts up by fs
End of warm-	up timer	
<sysck></sysck>		fc
System clock	f _{SYS}	
		Enables Clears and starts Chages f _{SYS} Disables f _{SYS} bight frequency
		End of warm-up timer
	_ ((
) $)$ $)$	
	//_	
$\langle \rangle \rangle$		
	\wedge	
2>		
_	1/2	
\		

Example 2: Setting the clock

Changing from low frequency (fs) to high frequency (fc).

01/0000	FOLI	005011	
SYSCR0	EQU	00E0H	
SYSCR1	EQU	00E1H	
SYSCR2	EQU	00E2H	
	LD	(SYSCR2), X-10X-B	; Sets warm-up time to 2 ¹⁴ /fc.
	SET	7, (SYSCR0)	; Enables high-frequency oscillation.
	SET	2, (SYSCR0)	; Clears and starts warm-up timer.
WUP:	BIT	2, (SYSCR0)	; } Detects stopping of warm-up/timer.
	JR	NZ, WUP	; J Detects stopping of waiting times.
	RES	3, (SYSCR1)	; Changes f _{SYS} from fs to fc.
	RES	6, (SYSCR0)	; Disables low-frequency oscillation.
X: Don't care,	-: No cha	nge	



(2) Clock gear controller

When the high-frequency clock fc is selected by setting SYSCR1<SYSCK> = 0, fFPH is set according to the contents of the clock gear select register SYSCR1<GEAR0:2> to either fc, fc/2, fc/4, fc/8 or fc/16. Using the clock gear to select a lower value of fFPH reduces power consumption.

Example 3: Changing to a high-frequency gear

SYSCR1 EQU 00E1H

LD (SYSCR1), XXXX0000B ; Changes f_{SYS} to fc/2. LD (SYSCR1), XXXX0100B ; Changes f_{SYS} to fc/32

X: Don't care

(High-speed clock gear changing)

To change the clock gear, write the register value to the SYSCR1<GEAR2:0> register. It is necessary the warm-up time until changing after writing the register value.

There is the possibility that the instruction next to the clock gear changing instruction is executed by the clock gear before changing. To execute the instruction next to the clock gear switching instruction by the clock gear after changing, input the dummy instruction as follows (Instruction to execute the write cycle).

Example:

SYSCR1

EQU 00E1H

LD (SYSCR1), XXXX0001B ; Changes f_{SYS} to fc/4.

LD (DUMMY), 00H ; Dummy instruction

Instruction to be executed after clock gear has changed

(3) Internal clock terminal out function

It can out internal clock (fFPH or fs) from P70 (TA1OUT, SCOUT).

P70 pin function is set to SCOUT output by the following bit setting.

P7CR < P70F > 1, P7FC < P70F > 0, P7FC < P70F > 0

Output clock select

: Refer to SYSCR2<SCOSED> bit setting

Table 3.3.2 SCOUT Output Condition

	HALT Mode	NORMAL Mode		HALT Mode	
	SCOUT Select	SLOW Mode	IDLE2 Mode	IDEL1 Mode	STOP Mode
Ţ	<scosel> = 0</scosel>		fs clock out		
	SCOSEL> = 1	f _{FPH} clo	ock out	0 or 1	fix out

3.3.4 Prescaler Clock Controller

For the internal I/O (TMRA01 to TMRA23, SIO0 to SIO1, SBI) there is a prescaler which can divide the clock.

The ϕT clock input to the prescaler is either the clock fFPH divided by 2 or the clock fc/16 divided by 2. The setting of the SYSCR0<PRCK0:1> register determines which clock signal is input.

The $\phi T0$ clock input to the prescaler is either the clock fFPH divided by 4 or the clock fc/16 divided by 4. The setting of the SYSCR0<PRCK0:1> register determines which clock signal is input.


3.3.5 Clock Doubler (DFM)

DFM outputs the fDFM clock signal, which is four times as fast as fOSCH. It can use the low-frequency oscillator, even though the internal clock is high-frequency.

A reset initializes DFM to stop status, setting to DFMCR0 register is needed before use. Like an oscillator, this circuit requires time to stabilize. This is called the lock up time.

The following example shows how DFM is used.

DFN	MCR0	EQU	00E8H	
DFN	MCR1	EQU	00E9H	
		LD	(DFMCR1), 00001011B ;	DFM parameter setting
		LD	(DFMCR0), 01X0XXXXB	Set lockup time to 212/4 MHz
			7(// ,	Enables DFM operation and starts lockup.
LUF	o:	BIT	5, (DFMCR0) ;	Defeate and of lookup
		JR	NZ, LUP ;	Detects end of lockup
		LD	(DFMCR0), 10X0XXXXB ;	Changes fc from 4 MHz to 16 MHz.
х. г	Don't care			



Note: Input frequency limitation and correction for DFM

Recommend to use Input frequency (High-speed oscillation) for DFM in the following condition.

 f_{OSCH} = 4 to 6.75 MHz (Vcc = 2.7 to 3.6 V): Write 0BH to DFMCR1 f_{OSCH} = 2 to 2.5 MHz (Vcc = 2.0 V \pm 10%): Write 1BH to DFMCR1

Limitation point on the use of DFM

1. It's prohibited to execute DFM enable/disable control in the SLOW mode (fs) (Write to DFMCR0<ACT1:0> = "10"). You should control DFM in the NORMAL mode.

2. If you stop DFM operation during using DFM (DFMCRO<ACT1:0> = "10"), you shouldn't execute the commands that change the clock fDFM to fOSCH and stop the DFM at the same time. Therefore the above execution should be separated into two procedures as showing below.

3. If you stop high frequency oscillator during using DFM (DFMCR0<ACT1:0> = "10"), you should stop DFM before you stop high frequency oscillator.

Examples of setting are below.

(1) Start-up/change control

(OK) Low-frequency oscillator operation mode (fs) (High-frequency oscillator STOP) → High-frequency oscillator start up → High-frequency oscillator operation mode (fosch) → DFM start up → DFM use mode (form)

```
- - 1 - - B ; High-frequency oscillator start-up/warm-up start
           LD
WUP:
                    2, (SYSCRO)
           BIT
                                                    Check for the flag of warm-up end
           JR
                    NZ, WUP
           LD
                    (SYSCR1),
                                              B, Change the system clock fs to fosch
           LD
                    (DFMCR0),
                                              B ; DFM start-up/lockup start
LUP:
           BIT
                     5, (DFMCR0)
                                                    Check for the flag of lock up end
                    NZ, LUP
           JR
           LD
                     (DFMCR0),
                                  10 - 0 - - - - B ; Change the system clock fosch to form
```

(OK) Low-frequency oscillator operation mode (fs) (High-frequency oscillator Operator) → High-frequency oscillator operation mode (fosch) → DFM start up → DFM use mode (form)

```
LD (SYSCR1), (-/-0 - - B; Change the system clock fs to fosch

LD (DFMCR0), (01-0-- - B; DFM start-up/lockup start

LUP: BIT 5, (DFMCR0) ;

JR NZ, LUP ;

LD (DFMCR0), 10-0--- B; Change the system clock fosch to fDFM
```

(OK) Low-frequency oscillator operation mode (f_8) (High-frequency oscillator STOP) \rightarrow High-frequency oscillator start up \rightarrow DFM start up \rightarrow DFM use mode (f_{DFM})

```
LD
                                 11 - - - 1 - - B; High-frequency oscillator start up/warm-up start
                   (SYSCR0),
WUP!
          BIT
                   2, (SYSCR0)
                                                Check for the flag of warm-up end
           JR
                   NZ, WUP
          ĽΦ
                   (DFMCR0), 01-0---B; DFM start-up/lockup start
LUP:
          BIT
                   5, (DFMCR0)
                                                 Check for the flag of lockup end
          JR
                   NZ, LUP
          LD
                   (DFMCR0),
                               10 - 0 - - - - B; Change the system clock fosch to form
                   (SYSCR1), ---- 0 --- B; Change the system clock fs to fDFM
          LD
```

(2) Change/stop control

```
(OK) DFM use mode (fpfm) → High-frequency oscillator operation mode
        (fOSCH) \rightarrow DFM \text{ stop} \rightarrow Low-frequency oscillator operation mode (fs) <math>\rightarrow
        High-frequency oscillator stop
        (DFMCR0), 11-----B; Change the system clock fDFM to fOSCH
LD
LD
        (DFMCR0), 00----B; DFM stop
        (SYSCR1), ----1 --- B ; Change the system clock fosch to fs
LD
LD
        (SYSCR 0), 0 - - - - - - B; High-frequency oscillator stop
 (OK) DFM use mode (fDFM) \rightarrow Low-frequency oscillator operation mode (fs) \rightarrow
        DFM Stop \rightarrow High-frequency oscillator stop
LD
        (SYSCR1), ----1 --- B; Change the system clock fDFM to fs
        (DFMCR0), 11-----B; Change the system clock fDFM to fOSCH
LD
LD
        (DFMCR0), 00----B; DFM stop
        (SYSCR 0), 0 - - - - - B; High-frequency oscillator stop
LD
 (OK) DFM use mode (fDFM) \rightarrow Set the STOP mode \rightarrow DFM stop
        → HALT (High-frequency oscillator stop)
        (SYSCR2), ----01--B; Set STOP mode
LD
                                  (This command can execute before use of DFM)
                           ---B; Change the system clock form to fosch
LD
        (DFMCR0).
                            - - B; DFM stop
LD
        (DFMCR0),
HALT
                                 ; Shift to STOP mode
 (OK) DFM use (mode (fDFM) → Set the STOP mode → HALT (High-frequency
        oscillator stop)
LD
        (SYSCR2),
                         01 - - B ; Set STOP mode
                                 (This command can execute before use of DFM)
                                  Shift to STOP mode
HALT
```

91C016-25 2008-02-20

3.3.6 Noise Reduction Circuits

Noise reduction circuits are built in, allowing implementation of the following features.


- (1) Reduced drivability for high-frequency oscillator
- (2) Reduced drivability for low-frequency oscillator
- (3) Single drive for high-frequency oscillator
- (4) SFR protection of register contents
- (5) ROM protection of register contents

The above functions are performed by making the appropriate settings in the EMCCR0 to EMCCR3 registers.

(1) Reduced drivability for high-frequency oscillator

(Purpose)

Reduces noise and power for oscillator when a resonator is used



(Setting method)


The drivability of the oscillator is reduced by writing 0 to EMCCRO DRVOSCH register. By reset, <DRVOSCH is initialized to 1 and the oscillator starts oscillation by normal drivability when the power-supply is on. When VCC=2V±10%, don't set EMCCRO DRVOSCH to "0".



(2) Reduced drivability for low-frequency oscillator

(Purpose)

Reduces noise and power for oscillator when a resonator is used.



(Setting method)


The drivability of the oscillator is reduced by writing 0 to the EMCCR0<DRVOSCL> register. By reset, <DRVOSCL> is initialized to 1.

(3) Single drive for high-frequency oscillator

XT2 pin

(Purpose)

Not need twin drive and protect mistake-operation by inputted noise to X2 pin when the external oscillator is used.



(Setting method)

The oscillator is disabled and starts operation as buffer by writing 1 to EMCCRO<EXTIN>register. X2 pin is always outputted 1.

By reset, <EXTIN> is initialized to 0.

Note: Do not write EMCCR0<EXTIN> = "1" when using external resonator.

(4) Runaway provision with SFR protection register

(Purpose)

Provision in runaway of program by noise mixing.

Write operation to specified SFR is prohibited so that provision program in runaway prevents that it is it in the state which is fetch impossibility by stopping of clock, memory control register (CS/WAIT controller, MMU) is changed.

And error handling in runaway becomes easy by INTPO interruption.

Specified SFR list

- 1. CS/WAIT controller B0CS, B1CS, B2CS, B3CS, BEXCS, MSAR0, MSAR1, MSAR2, MSAR3, MAMR0, MAMR1, MAMR2, MAMR3
- 2. MMU LOCAL0/1/2/3
- 3. Clock gear SYSCR0, SYSCR1, SYSCR2, EMCCR0, EMCCR3
- 4. DFM DFMCR0, DFMCR1
- 5. PORT
 P2FC, P5CR, P5FC, P5FC2, P6CR, P6FC, P6FC2
 P7CR, P7FC, P7FC2, PDCR, PDFC
- 6. DRAMC DREFCR, DMEMCR

(Operation explanation)

Execute and release of protection (Write operation to specified SFR) become possible by setting up a double key to EMCCR1 and EMCCR2 register.

(Double key)

1st-KEY: Succession writes in 5AH at EMCCR1 and A5H at EMCCR2 2nd-KEY: Succession writes in A5H at EMCCR1 and 5AH at EMCCR2

A state of protection can be confirmed by reading EMCCRO<PROTECT>.

By reset, protection becomes OFF.

And INTPO interruption occurs when write operation to specified SFR was executed with protection ON state.

(5) Runaway provision with ROM protection register (Purpose)

Provision in runaway of program by noise mixing.

(Operation explanation)

When write operation was executed for external three kinds of ROM by runaway of program, INTP1 is occurred and detects runaway function.

Three kinds of ROM is fixed as for Flash ROM (Option program ROM), Data ROM, Program ROM are as follows on the logical address memory map.

Flash ROM: Address 400000H to 7FFFFFH
 Data ROM: Address 800000H to BFFFFFH

3. Program ROM: Address C00000H to FFFFFFH

For these address, admission/prohibition of detection of write operation sets it up with EMCCR3<ENFROM, ENDROM, ENPROM. And INTP1 interruption occurred within which ROM can confirm each with EMCCR3<FFLAG, DFLAG, PFLAG>. This flag is cleared when write in 0.

(6) <EMCCR4> register explanation

It is assigned <TA3LCDE at bit0 and <TA3MLDE at bit1, of EMCCR4 register (00E7hex). These bits are used when you want to operate LCDD and MELODY circuit without low-frequency clock (XTIN, XTOUT). After reset these two bits set to 0 and low clock is supplied each LCDD and MELODY circuit. If you write these bits to 1, TA3 (Generate by timer 3) is supplied each LCDD and MELODY circuit. In this case, you should set 32 kHz timer 3 frequency. For detail, look AC specification characteristics.



3.3.7 Standby Controller

(1) HALT modes

When the HALT instruction is executed, the operating mode switches to IDLE2, IDLE1 or STOP mode depending on the contents of the SYSCR2<HALTM1:0> register.

The subsequent actions performed in each mode are as follows:

a. IDLE2: Only the CPU HALTs.

The internal I/O is available to select operation during IDLE2 mode. By setting the following register.

Table 3.3.3 shows the registers of setting operation during IDLE2 mode.

Table 3.3.3 SFR Seting Operation During IDLE2 Mode

Internal I/O	SFR
TMRA01	TA01RUN<12TA01>
TMRA23	TA23RUN<12TA23>
SIO0	SC0MOD1 250
SIO1	SC1MOD1<(2S1>)
WDT	WDMQD <i2wdt></i2wdt>

- b. IDLE1: Only the oscillator and the RTC (Real time clock) and MLD continue to operate.
- c. STOP: All internal circuits stop operating.

The operation of each of the different HALT modes is described in Table 3.3.4.

Table 3.3.4 I/O Operation During HALT Modes

	HALT Mode	IDLE2	IDLE1	STOP			
SYSCR2 <haltm1:0></haltm1:0>		(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	10	01			
	CPU	Ştop					
	I/O ports	Keep the state when the HALT instruction. See Table 3.3.7, Table 3.3.8 are executed.					
	TMRA /			_			
Block	RTC, MLD	Available to select	Operational available				
	SIO	operation block	Stop				
	DRAMC		Note: Operational available				
	WDT						
	LCDC, Interrupt controller	Operate					

Note: It is only self refresh mode of DRAM. It can't move normal operation and interval refresh mode of DRAM.

(2) How to release the HALT mode

These halt states can be released by resetting or requesting an interrupt. The halt release sources are determined by the combination between the states of interrupt mask register <IFF2:0> and the HALT modes. The details for releasing the halt status are shown in Table 3.3.5.

· Released by requesting an interrupt

The operating released from the HALT mode depends on the interrupt enabled status. When the interrupt request level set before executing the HALT instruction exceeds the value of interrupt mask register, the interrupt due to the source is processed after releasing the HALT mode, and CPU status executing an instruction that follows the HALT instruction. When the interrupt request level set before executing the HALT instruction is less than the value of the interrupt mask register, releasing the HALT mode is not executed. (In non-maskable interrupts, interrupt processing is processed after releasing the HALT mode regardless of the value of the mask register.) However only for INTO to INT3, INTRTC, INTALMO to INTALM4, INTKEY interrupts, even if the interrupt request level set before executing the HALT instruction is less than the value of the interrupt mask register, releasing the the HALT mode is executed. In this case, interrupt processing, and CPU starts executing the instruction next to the HALT instruction, but the interrupt request flag is held at 1.

Note: Usually, interrupts can release all halts status. However, the interrupts (NMI, INTO to INT3, INTKEY, INTRTC, INTALMO to INTALM4, INTVLD0 to INTVLD2) which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of f_{FPH}) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficulty. The priority of this interrupt is compared with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

• Releasing by resetting

Releasing all halt status is executed by resetting.

When the STOP mode is released by reset, it is necessry enough resetting time (See Table 3.3.6) to set the operation of the oscillator to be stable.

	Status of Received Interrupt		Interrupt Enabled (Interrupt level) ≥ (Interrupt mask)		Interrupt Disabled (Interrupt level) < (Interrupt mask)			
	HALT mode		IDLE2	IDLE1	STOP	IDŁE2	IDLE1	STOP
		NMI	•	•	♦ *1	- >	-	-
99		INTWD	•	×	×	-(\ -	_
clearance		INT0 to INT3 (Note 1)	•	•	♦ *1	0) o	0*1
clea		INTALM0 to INTALM4	•	•	×	0	0	×
state		INTTA0 to INTTA3	•	×	×	((/*/ \)	×	×
t sta		INTRX0 to INTRX1, TX0 to TX1	•	×	×		×	×
halt		INTKEY	•	•	♦ *1	0	0	0*1
e of		INTRTC	•	•	×	() B	0	×
Source	nterrupt	INTLCD	•	×		×	×	×
တိ	Int	INTVLD0 to INTVLD2 ^{*2}	•	•	→ (*1	-	(-	-
	RESET		Reset initializes the LSI					


Table 3.3.5 Source of Halt State Clearance and Halt Clearance Operation

- ♦: After clearing the HALT mode CPU starts interrupt processing.
- o: After clearing the HALT mode CPU resumes executing starting from instruction following the HALT instruction.
- x: It can not be used to release the HALT mode.
- -: The priority level (Interrupt request level) of non-maskable interrupts is fixed to 7, the highest priority level. There is not this combination type.
- *1: Releasing the HALT mode is executed after passing the warm-up time.
- *2:INTVLD0 to INTVLD2 are NMI (Non maskable interrupt) class in point of view from interrupt circuit, but these signals are actually maskable signals. If you want to mask these signals, you can controll by VLD circuit.

Note: When the HALT mode is cleared by an INT0 interrupt of the level mode in the interrupt enabled status, hold level H until starting interrupt processing. If level is set before holding level L, interrupt processing is correctly started.

Example: Clearing IDLE1 mode

An INTO interrupt clears the halt state when the device is in IDLE1 mode.



(3) Operation

a. IDLE2 mode

In IDLE2 mode only specific internal I/O operations, as designated by the IDLE2 setting register, can take place. Instruction execution by the CPU stops.

Figure 3.3.6 illustrates an example of the timing for clearance of the IDLE2 mode halt state by an interrupt.




Figure 3.3.6 Timing Chart for IDL/E2 Mode Halt State Cleared by Interrupt

b. IDLE1 mode

In IDLE1 mode, only the internal oscillator and the RTC, MLD continue to operate. The system clock in the MCU stops. The pin status in the IDLE1 mode is depended on setting the register SYSCR2<SELDRV to DRVE>. Table 3.3.7, Table 3.3.8 summarizes the state of these pins in the IDLE mode1.

In the halt state, the interrupt request is sampled asynchronously with the system clock; however, clearance of the halt state (e.g., restart of operation) is synchronous with it.

Figure 3,3.7 illustrates the timing for clearance of the IDLE1 mode halt state by an interrupt.




Figure 3.3.7 Timing Chart for IDLE1 Mode Halt State Cleared by Interrupt

c. STOP mode

When STOP mode is selected, all internal circuits stop, including the internal oscillator pin status in STOP mode depends on the settings in the SYSCR2<DRVE> register. Table 3.3.7, Table 3.3.8 summarizes the state of these pins in STOP mode.

After STOP mode has been cleared system clock output starts when the warm-up time has elapsed, in order to allow oscillation to stabilize. After STOP mode has been cleared, either NORMAL mode or SLOW mode can be selected using the SYSCRO<RSYSCK> register. Therefore, <RSYSCK>, <RXEN> and <RXTEN> must be set see the sample warm-up times in Table 3.3.6.

Figure 3.3.8 illustrates the timing for clearance of the STOP mode halt state by an interrupt.




Figure 3.3.8 Timing Chart for STOP Mode Halt State Cleared by Interrupt


Table 3.3.6 Sample Warm-up Times after Clearance of STOP Mode

at $f_{OSCH} = 27 \text{ MHz}$, $f_{S} = 32.768 \text{ kHz}$

			-11.00	,011 =: <u>-</u> , == ==		
1	SYSCR0		SYSCR2 <wuptm1:0></wuptm1:0>			
	<rsysck></rsysck>	01 (2 ⁸)	10 (2 ¹⁴)	11 (2 ¹⁶)		
	0 (fc)	9.0 μs	0.607 ms	2.427 ms		
	1 (fs)	7.8 ms	500 ms	2000 ms		

Example:

The STOP mode is entered when the low frequency operates, and high-frequency operates after releasing due to NMI.



Note: When different modes are used before and after STOP mode as the above mentioned, there is possible to release the HALT mode without changing the operation mode by acceptance of the halt release interrupt request during execution of HALT instruction (during 6 state). In the system which accepts the interrupts during execution HALT instruction, set the same operation mode before and after the STOP mode.




Table 3.3.7 Input Buffer State Table

					•	Ir	nput Buffer Sta	ate			
				When the	e CPU is		ode (IDLE2)	ln ļ	HALT mode(IDLE1/STO	OP)
	Inn	ut Function		opera	ating	III HALI III	oue (IDLE2)	Condition	A (Note)	Condition	n B (Note)
Port Name	Name		During Reset	When Used as function Pin	When Used as Input Port	When Used as function Pin	When Used as Input Port	When Used as function Pin	When Used as Input Port	When Used as function Pin	When Used as Input Port
D0-7		-		ON upon	-		- <		() }		_
P10-17		D8-15	OFF	external read		OFF	OFF	OFF		OFF	OFF
P52(*1)		INT3					\	$\langle \langle ON \rangle \rangle$	Ì		
P53(*1)	WAIT		ON	ON		ON	201	055		ON	ON
P56(*1)		MSK	ON				ON	OFF	055 ^		ON
P60-67(*1)		_	OFF				255		OFF		055
P70-71(*1)		_	OFF	_		_	OFF	>			OFF
P72(*1)	(OPTRX0	ON	ON		ON	$($ \langle \langle \rangle $)$	OFF		ON	ON
P73(*1)		-	OFF	-	ON	7	OFF	-	~~~	//-//	OFF
P74(*1)		NMI	OFF	ON	ON	ON	OFF	ON (ON	OFF
P90-97(*1)		KI0-7	ON	ON		OIV	ON	ON	ON	ON	ON
PB0-B2		_		_	<		\checkmark			_	
(*1)(*2)			OFF				OFF				OFF
PB3-B5(*1)		INT0-2	011	ON	4	ÓN	011	(ON))	ON	011
PC3(*1)		_		_	7	_		<u> </u>	/	_	
PC4(*1)		RXD1				~	// `				
PC5(*1)		SCLK1					ØN))		ON	ON
		CTS1	ON	ON((ON		OFF	OFF		
PC6	XT1	For oscillator			OFF	(OFF	/		OFF	OFF
		For port		OFF		OFF					
PC7		_	055		/ 0N	7/-	/ ON	1		_	ON
PD0-D4,		_	OFF	// \	ON		055				055
PD6-D7(*1)			$\setminus \setminus \setminus$	\bigcirc			OFF	_		_	OFF
MSK		-//	ON	ON	((/ON)	_	ON	_	ON	_
AM0,AM1		__/		7	/-/		_	014	_	OIV	_
X1		-	ON	ON_	\	ON	_	IDLE1: ON, STOP: O			F

ON:The buffer is always turned on.A current flows *1:Port having a pull-up/pull-down resistor.

OFF: The buffer is always turned off.

—: No applicable

*2:VLD input does not cause a current to flow through the buffer.

Note: Condition A/B are as follows.

	(\$YSCR2)	register setting	HALT	mode
\	<drve></drve>)	IDLE1	STOP
/	0	0 ^	Condition B	Condition A
	\ \Q	1 //	Condition A	Ooridition
		0 (Condition B	Condition B
	1	1	Collation	Ooridition
\		//	\ \ \	

the input buffer if the input pin is not driven.

Table 3.3.8 Output buffer State Table

				•	Outr	out Buffer	State			
			When the	CPU is	In HALT			ALT mode	(IDLE1/ST	OP)
	Output Function		Opera		(IDL	E2)	Condition		Condition	,
Port Name	Name	During	When	When	When	When	When <	When	When	When
		Reset	Used as	Used as	Used as	Used as	Used as	Used as	Used as	Used as
			function	Output	function	Output	function	Output	function	Output
D0 D7			Pin	Port	Pin	Port	Pin	Port	Pin	Port
D0-D7	_	OFF	ON upon external	_	OFF	_			OFF	_
P10-17	D8-15		write	ON		ON		ØFF.		ON
P20-27	A16-23						OFF			
A0-15	_	ON					>//			
RD	_	ON		_		-		, –		_
WR	-									
P52(*1)	HWR		2							
P53(*1)	EXWR					7				
P56(*1)	R/W	OFF		ON		ON		OFF <		√ ON
P60(*1)	CS0 ,LCLK0						\supset	14		
P61(*1)	CS1				((// 5)	\Diamond			
CS2, CS2A	_	ON		_			Ť	(-7	(//)	_
P63(*1)	CS3 , RAS		011			\rightarrow			, 0	
P64(*1)	EA24, CS2B		ON	^	ON	~	((ON	
P65(*1)	EA25, CS2C,						OFF			
1 03(1)	LCLK, VEECLK						(7)			
P66(*1)	UCAS, UDS, WE				\searrow					
P67(*1)	ICAS, IDS , REFOUT	OFF	<	ON	> /	ON		OFF		ON
P70(*1)	SCOUT,TA1OUT	•))			
P71(*1)	OPTTX0, CS2D		((
P72(*1)	CS2E						\			
P73(*1)	DRAMOE, EXRD	(
P74(*1)	WE, CAS	'				7/				
PB0-B2(*1) (*2)	_) -			>	-		_	
PB3-B5))							
(*1)	-/	OFF	<u> </u>	ON ((7/\[\	ON	_		_	ON
PC3(*1)	TXD1		ON (011	(/ ON)	OIV	OFF		ON	OIV
PC4(*1)	COLKY	\rightarrow			ON		_ 			
PC5(*1) PC6	SCLK		ON		ON		OFF		ON –	
	For oscillator	ON	ON	OFF	ON	OFF		OFF		OFF
PC7	For port	0.1	OFF		OFF	011		011	OFF	
PD0(*1)	D1BSCP		011		011					
PD1(*1)	D2BLP		(7							
PD2(*1) /	D3BFR	OFF	91	ON		ON	OFF			ON
PD3(*1)	DLEBCD		ON		ON				ON	
PD4(*1)	DOFFB MEDALM ALABM	\ ((// \							
PD6(*1) PD7(*1)	MLDALM,ALARM MLDALM	//))							
X2		ÓN	ØN	_	ON	_	IDLE1	ON, STO	P : output "H	l" level
	ON: The buffer is d									

ON: The buffer is always turned on.When the bus is *1: Port having a pull-up/pull-down resistor. released, however, output buffers for some pins are turned off.

Note: Condition A/B are as follows:

SYSCR2	register setting	HALT mode				
<drve></drve>	<seldrv></seldrv>	IDLE1	STOP			
0	0	Condition B	Condition A			
0	1	Condition A	Condition			
1	0	Condition B	Condition B			

OFF:The buffer is always turned off.

—: No applicable

^{*2:} If one of VLD0-2 pin is used as VLD function, others cannot be used as output port even if set port function.

3.4 Interrupts

Interrupts are controlled by the CPU interrupt mask register SR<IFF2:0> and by the built-in interrupt controller.

The TMP91C016 has a total of 40 interrupts divided into the following three types:

- Interrupts generated by CPU: 9 sources (Software interrupts, illegal instruction interrupt)
- Internal interrupts: 25 sources
- Interrupts on external pins (NMI and INTO to INT3, INTKEY): 6 sources

A Fixed individual interrupt vector number is assigned to each interrupt.

One of six (Variable) priority level can be assigned to each maskable interrupt.

The priority level of non-maskable interrupts are fixed at 7 as the highest level.

When an interrupt is generated, the interrupt controller sends the piority of that interrupt to the CPU. If multiple interrupts are generated simultaneously, the interrupt controller sends the interrupt with the highest priority to the CPU. (The highest priority is level 7 using for non-maskable interrupts.)

The CPU compares the priority level of the interrupt with the value of the CPU interrupt mask register <IFF2:0>. If the priority level of the interrupt is higher than the value of the interrupt mask register, the CPU accepts the interrupt.


The interrupt mask register <IFF2:0> value can be updated using the value of the EI instruction ("EI num" sets <IFF2:0> data to num).

For example, specifying "EI 3" enables the maskable interrupts which priority level set in the interrupt controller is 3 or higher, and also non-maskable interrupts.

Operationally, the DI instruction (<IFF2:0> = 7) is identical to the "EI 7" instruction. DI instruction is used to disable maskable interrupts because of the priority level of maskable interrupts is 1 to 6. The EL instruction is vaild immediately after execution.

In addition to the above general purpose interrupt processing mode, TLCS-900/L1 has a micro DMA interrupt processing mode as well. The CPU can transfer the data (1/2/4 bytes) automatically in micro DMA mode, therefore this mode is used for speed-up interrupt processing, such as transferring data to the internal or external peripheral I/O. Moreover, TMP91C016 has software start function for micro DMA processing request by the software not by the hardware interrupt.

Figure 3.4.1 shows the overall interrupt processing flow.



3.4.1 General-purpose Interrupt Processing

When the CPU accepts an interrupt, it usually performs the following sequence of operations. That is also the same as TLCS-900/L and TLCS-900/H.

(1) The CPU reads the interrupt vector from the interrupt controller.

If the same level interrupts occur simultaneously, the interrupt controller generates an interrupt vector in accordance with the default priority and clears the interrupt request.

(The default priority is already fixed for each interrupt: the smaller vector value has the higher priority level.)

- (2) The CPU pushes the value of program counter (PC) and status register (SR) onto the stack area (Indicated by XSP).
- (3) The CPU sets the value which is the priority level of the accepted interrupt plus 1 (+1) to the interrupt mask register <IFF2:0>. However, if the priority level of the accepted interrupt is 7, the register's value is set to 7.
- (4) The CPU increases the interrupt nesting counter INTNEST by 1 (+1)
- (5) The CPU jumps to the address indicated by the data at address "FFFF00H + interrupt vector" and starts the interrupt processing routine.

The above processing time is 18 states (1.33 µs at 27 MHz) as the best case (16-bit data-bus width and 0 waits).

When the CPU compled the interrupt processing, use the RETI instruction to return to the main routine. RETI restores the contents of program counter (PC) and status register (SR) from the stack and decreases the interrupt nesting counter INTNEST by 1 (-1).

Non-maskable interrupts cannot be disabled by a user program. Maskable interrupts, however, can be enabled or disabled by a user program. A program can set the priority level or each interrupt source. A priority level setting of 0 or 7 will disable an interrupt request.)

If an interrupt request which has a priority level equal to or greater than the value of the CPU interrupt mask register <IFF2:0> comes out, the CPU accepts its interrupt. Then, the CPU interrupt mask register <IFF2:0> is set to the value of the priority level for the accepted interrupt plus 1 (+1).

Therefore, if an interrupt is generated with a higher level than the current interrupt during its processing, the CPU accepts the later interrupt and goes to the nesting status of interrupt processing.

Moreover, if the CPU receives another interrupt request while performing the said (1) to (5) processing steps of the current interrupt, the latest interrupt request is sampled immediately after execution of the first instruction of the current interrupt processing routine. Specifying DI as the start instruction disables maskable interrupt nesting.

A reset initializes the interrupt mask register <IFF2:0> to 111, disabling all maskable interrupts.

Table 3.4.1 shows the TMP91C016 interrupt vectors and micro DMA start vectors. The address FFFF00H to FFFFFFH (256 bytes) is assigned for the interrupt vector area.

(6) INTVLD0 to INTVLD2 are treated non-maskable interrupt in this interrupt circuit, but these interruption actually are maskable at VLD circuit source level.

Table 3.4.1 TMP91C016 Interrupt Vectors Table

				Vector	Micro
Default	Туре	Interrupt Source and Source of	Vector	Reference	DMA
Priority	. , , , ,	Micro DMA Request	Value (V)	Address	Start
					Vector
1		Reset or SWI 0 instruction	0000H	FFFF00H	-
2		SWI 1 instruction	0004H	FFFF04H	_
3		INTUNDEF: Illegal instruction or SWI 2 instruction	0008H	FFFF08H	_
4		SWI 3 instruction	000CH/	FFFF0CH	_
5	Non-	SWI 4 instruction	0010H) FFFF10H	_
6	maskable	SWI 5 instruction	0014H	FFFF14H	_
7		SWI 6 instruction	0018H	FFFF18H	_
8		SWI 7 instruction	001¢H	FFFF1CH	_
9		NMI pin	0020H	FFFF20H	_
10		INTWD: Watchdog timer	√0024H	FFFF24H	
11	(Note)	INTVLD0 pin	0098H	FFFF98H	_
12	Non-	INTVLD1 pin	009CH	FEFF9CH	> -
13	maskable	INTVLD2 pin	00Â0H	FEEFAOH	_
_		Micro DMA (MDMA)	- <	79/)	/ -
14		INTO pin	0028H	FFFF28H	0AH
15		INT1 pin	002¢H	FFFF2CH	0BH
16		INT2 pin	0030H	FFFF30H	0CH
17		INT3 pin	0034H	FFFF34H	0DH
18		INTALMO: ALMO (8k Hz)	(0038H)	FFFF38H	0EH
19		INTALM1: ALM1 (512Hz)	003CH	FFFF3CH	0FH
20		INTALM2: ALM2 (64 Hz)	0040H	FFFF40H	10H
21		INTALM3: ALM3 (2Hz)	0044H	FFFF44H	11H
22		INTALM4: ALM4 (1 Hz)	0048H	FFFF48H	12H
23		INTTA0: 8-bit timer 0	004CH	FFFF4CH	13H
24		INTTA1: 8-bit timer 1	0050H	FFFF50H	14H
25		INTTA2: 8-bit timer 2	0054H	FFFF54H	15H
26	maskable	INTTA3: 8-bit timer 3	0058H	FFFF58H	16H
27		INTRX0: Serial reception (Channel 0)	005CH	FFFF5CH	17H
28		INTTX0: Serial transmission (Channel 0)	0060H	FFFF60H	18H
29		INTRX1: Serial reception (Channel 1)	0064H	FFFF64H	19H
30		INTEX17 Serial transmission (Channel 1)	0068H	FFFF68H	1AH
31		INTKEY: Key wake up	0070H	FFFF70H	1CH
32		INTRTC: RTC (Alarm interrupt)	0074H	FFFF74H	1DH
33	_	INTLCD: LCDC/LP pin	007CH	FFFF7CH	1FH
34	//	INTP0: Protect 0 (WR to Special SFR)	0080H	FFFF80H	20H
35		INTP1: Protect 1 (WR to ROM)	0084H	FFFF84H	21H
36		INTTC0: Micro DMA End (Channel 0)	0088H	FFFF88H	_
37		INTTC1: Micro DMA End (Channel 1)	008CH	FFFF8CH	_
38))	INTTC2: Micro DMA End (Channel 2)	0090H	FFFF90H	_
39		INTTC3: Micro DMA End (Channel 3)	0094H	FFFF94H	_
		(Reserved)	0094H	FFFF98H	_
		to	to	to	to
		(Reserved)	00FCH	FFFFFCH	-
		· · · · · · · · · · · · · · · · · · ·			l .

Note: INTVLD0 to INTVLD2 are controlled by VLDCRx register. (Maskable: Source level)

3.4.2 Micro DMA Processing

In addition to general-purpose interrupt processing, the TMP91C016 supports a micro DMA function. Interrupt requests set by micro DMA perform micro DMA processing at the highest priority level (Level 6) among maskable interrupts, regardless of the priority level of the particular interrupt source. Micro. The micro DMA has 4 channels and is possible continuous transmission by specifing the say later burst mode.

Because the micro DMA function has been implemented with the cooperative operation of CPU, when CPU goes to a standby mode (STOP, IDLE1 and IDLE2) by HALT instruction, the requirement of micro DMA will be ignored (Pending) and DMA transfer is started after release HALT.

(1) Micro DMA operation

When an interrupt request specified by the micro DMA start vector register is generated, the micro DMA triggers a micro DMA request to the CPU at interrupt priority level 6 and starts processing the request in spite of any interrupt source's level. The micro DMA is ignored on <IFF2:0> = "7".

The 4 micro DMA channels allow micro DMA processing to be set for up to 4 types of interrupts at any one time. When micro DMA is accepted, the interrupt request flip-flop assigned to that channel is cleared.

The data are automatically transferred once (1/2/4 bytes) from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decreased by 1 (-1).

If the decreased result is "0", the micro DMA transfer end interrupt (INTTC0 to INTTC3) passes from the CPU to the interrupt controller. In addition, the micro DMA start vector register DMAnV is cleared to "0", the next micro DMA is disabled and micro DMA processing completes. If the decreased result is other than "0", the micro DMA processing completes if it isn't specified the say later burst mode. In this case, the micro DMA transfer end interrupt (INTTC0 to INTTC3) aren't generated.

If an interrupt request is triggered for the interrupt source in use during the interval between the clearing of the micro DMA start vector and the next setting, general purpose interrupt processing executes at the interrupt level set. Therefore, if only using the interrupt for starting the micro DMA (Not using the interrupts as a general purpose interrupt: Level 1 to 6), first set the interrupts level to 0 (Interrupt requests disabled).

If using micro DMA and general-purpose interrupts together, first set the level of the interrupt used to start micro DMA processing lower than all the other interrupt levels. (Note) In this case, the cause of general interrupt is limited to the edge interrupt.

The priority of the micro DMA transfer end interrupt (INTTC0 to INTTC3) is defined by the interrupt level and the default priority as the same as the other maskable interrupt.

If a micro DMA request is set for more than one channel at the same time, the priority is not based on the interrupt priority level but on the channel number. The smaller channel number has the higher priority (Channel 0 (High) > channel 3 (Low)).

While the register for setting the transfer source/transfer destination addresses is a 32-bit control register, this register can only effectively output 24-bit addresses. Accordingly, micro DMA can access 16 Mbytes (The upper eight bits of the 32 bits are not valid).

Note: If the priority level of micro DMA is set higher than that of other interrupts, CPU operates as follows. In case INTxxx interrupt is generated first and then INTyyy interrupt is generated between checking "Interrupt specified by micro DMA start vector" (in the Table 3.4.1) and reading interrupt vector with

setting below. The vector shifts to that of INTyyy at the time.

This is because the priority level of INTyyy is higher than that of INTxxx.

In the interrupt routine, CPU reads the vector of INTyyy because cheking of micro DMA has finished.

And INTyyy is generated regardless of transfer counter of micro DMA.

INTxxx: level 1 without micro DMA INTyyy: level 6 with micro DMA

Three micro DMA transfer modes are supported: 1-byte transfer, 2-byte (One-word) transfer, and 4-byte transfer. After a transfer in any mode, the transfer source/destination addresses are increased, decreased, or remain unchanged.

This simplifies the transfer of data from I/O to memory, from memory to I/O, and from I/O to I/O. For details of the transfer modes, see 3.4.2 (4) "Detailed description of the transfer mode register". As the transfer counter is a 16-bit counter, micro DMA processing can be set for up to 65536 times per interrupt source. (The micro DMA processing count is maximized when the transfer counter initial value is set to 0000H.)

Micro DMA processing can be started by the 34 interrupts shown in the micro DMA start vectors of Table 3.4.1 and by the micro DMA soft start, making a total of 35 interrupts.

Figure 3.4.2 shows the word transfer micro DMA cycle in transfer destination address INC mode (Except for counter mode, the same as for other modes).

(The conditions for this cycle are based on an external 16 bit bus, 0 waits, transfer source/transfer destination addresses both even numberd values).




Figure 3.4.2 Timing for Micro DMA Cycle

States 1 to 3: Instruction fetch cycle (Gets next address code).

If 3 bytes and more instruction codes are inserted in the instruction queue buffer, this cycle becomes a dummy cycle.

States 4 to 5: Micro DMA read cycle

State 6: Dummy cycle (The address bus remains unchanged from state 5)

States 7 to 8: Micro DMA write cycle

Note 1: If the source address area is an 8-bit bus, it is increased by two states.

If the source address area is a 16-bit bus and the address starts from an odd number, it is increased by two states.

Note 2: If the destination address area is an 8-bit bus, it is increased by two states.

If the destination address area is a 16-bit bus and the address starts from an odd number, it is increased by two states.

(2) Soft start function

In addition to starting the micro DMA function by interrupts, TMP91C016 includes a micro DMA software start function that starts micro DMA on the generation of the write cycle to the DMAR register.

Writing "1" to each bit of DMAR register causes micro DMA once (If write "0" to each bit, micro DMA doesn't operate). At the end of transfer, the corresponding bit of the DMAR register is automatically cleared to "0".

Only one-channel can be set for micro DMA at once. (Do not write "1" to plural bits.)


When writing again "1" to the DMAR register, check whether the bit is 0 before writing "1". If read "1", micro DMA transfer isn't started yet.

When a burst is specified by DMAB register, data is continuously transferred until the value in the micro DMA transfer counter is "0" after start up of the micro DMA. If execute soft start during micro DMA transfer by interrupt source, micro DMA transfer counter doesn't change. Don't use Read-modify write instruction to avoid writing to other bits by mistake.

Symbol	Name	Address	7	6	5 4	3	2	(T)	0
							DMA	equest	
DMAR	DMA request	89H (Prohibit			A A	DMAR3	DMAR2	DMAR1	DMAR0
DIVIAIX	register	RMW)		\int			R	W	
	<u> </u>	,		\ \ \ 		Q \/	())0	0	0

(3) Transfer control registers

The transfer source address and the transfer destination address are set in the following registers. Data setting for these registers is done by an "LDC cr, r" instruction.



(4) Detailed description of the transfer mode register

DMAM0 to DMAM3 0 0 0 Mode

Note: When setting a value in this register, write "0" to the upper

		Number of Transfer Bytes	Mode Description	Number of Execution States	Minimum Execution Time at fc = 27 MHz
000	00	Byte transfer Word transfer	Transfer destination address INC modeI/O to memory (DMADn+) ← (DMASn) DMACn ← DMACn = 1	8 states	593 ns
	10	4-byte transfer	If DMACn = 0, then INTTCn is generated.	12 states	889 ns
001	00	Byte transfer	Transfer destination address DEC mode	\rightarrow	4(>>
:	01	Word transfer	(DMADn−) ← (DMASn)	8 states	593 ns
	10	4-byte transfer	If DMACn = 0, then INTTCn is generated.	12 states	889 ns
010	00	Byte transfer	Transfer source address-INC modeMemory to I/O	8 states	593 ns
	01	Word transfer	(DMADn) ← (DMASn+) DMACn ← DMACn = 1	12 states	889 ns
		,		() , 2 dialog	000 110
011			Memory to I/O	8 states	593 ns
	01	Word transfer	. //))	
	10	4-byte transfer	If DMACn=0, then INTTCn is generated.	12 states	889 ns
100	00	Byte transfer		8 states	593 ns
	01	Word transfer			
	10	4-byte transfer	If DMACn = 0, then INTTCn is generated.	12 states	889 ns
101	00 <	DMASn ← DMASn DMACn ← DMACn	+1 -1	5 states	370 ns
	010	01 10 00 01 10 00 01 10 100 00 01 10 10	Transfer Bytes	Transfer Bytes Mode Description	Transfer Bytes Mode Description Execution States 000 00 Byte transfer One of the process of

Note 1: "n" is the corresponding micro DMA channels 0 to 3

DMADn+/DMASn+: Post-increment (Increment register value after transfer)

DMADn-/DMASn-: Post-decrement (Decrement register value after transfer)

The I/Os in the table mean fixed address and the memory means increment (INC) or decrement (DEC) addresses.

Note 2: Execution time is under the condition of:

16-bit bus width (Both translation and destination address area)/0 waits/

 $fc = 27 \text{ MHz/selected high frequency mode (fc} \times 1)$

Note 3: Do not use an undefined code for the transfer mode register except for the defined codes listed in the above table.

3.4.3 Interrupt Controller Operation

The block diagram in Figure 3.4.3 shows the interrupt circuits. The left-hand side of the diagram shows the interrupt controller circuit. The right-hand side shows the CPU interrupt request signal circuit and the halt release circuit.

For each of the 36 interrupt channels there is an interrupt request flag (Consisting of a flip-flop), an interrupt priority setting register and a micro DMA start vector register. The interrupt request flag latches interrupt requests from the peripherals. The flag is cleared to "0" in the following cases:

- When reset occurs
- When the CPU reads the channel vector after accepted its interrupt
- When executing an instruction that clears the interrupt (Write DMA start vector to INTCLR register)
- When the CPU receives a micro DMA request (when micro DMA is set)
- When the micro DMA burst transfer/is terminated

An interrupt priority can be set independently for each interrupt source by writing the priority to the interrupt priority setting register (e.g., INTEOAD or INTE12). 6 interrupt priorities levels (1 to 6) are provided. Setting an interrupt source's priority level to 0 (or 7) disables interrupt requests from that source. The priority of non-maskable interrupts (NMI pin interrupts and watchdog timer interrupts) is fixed at 7. If interrupt request with the same level are generated at the same time, the default priority (The interrupt with the lowest priority or, in other words, the interrupt with the lowest vector value) is used to determine which interrupt request is accepted first.

The 3rd and 7th bits of the interrupt priority setting register indicate the state of the interrupt request flag and thus whether an interrupt request for a given channel has occurred.

The interrupt controller sends the interrupt request with the highest priority among the simulateous interrupts and its vector address to the CPU. The CPU compares the priority value <IFF2:0> in the status register by the interrupt request signal with the priority value set; if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1 (+1) in the CPU SR<IFF2:0>. Interrupt request where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine.

When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value sayed in the stack before the interrupt was generated to the CPU SR<IFF2:0>.

The interrupt controller also has registers (4 channels) used to store the micro DMA start vector. Writing the start vector of the interrupt source for the micro DMA processing (See Table 3.4.1), enables the corresponding interrupt to be processed by micro DMA processing. The values must be set in the micro DMA parameter register (e.g., DMAS and DMAD) prior to the micro DMA processing.




Figure 3.4.3 Block Diagram of Interrupt Controller

(1) Interrupt priority setting registers

Symbol	Name	Address	7	6	5	4		3	2	1	0	
							/		IN	IT0		
INTE0	INT0	90H					/	IOC	<10M2	IOM1	IOMO	
INTEU	enable	90П					/	R		R/W		
		,						0	Ø	0	0	
				IN	NT2				\\IN	J J 1) ~		
INTE12	INT1 and INT2	91H	I2C	I2M2	I2M1	12M0)	I1C	TIM2	I1M1	I1M0	
INTEIZ	enable	эпп	R		R/W				// 5)	R/W		
	01.00.0	,	0	0	0	0		0		0	0	
				INT	ALM4				\ IN	IT3		
INTEGALMA	INT3 and INTALM4	92H	IA4C	IA4M2	IA4M1	IA4M	0	/I3C) / I3M2	I3M1	I3M0	
INTE3ALM4	enable	9211	R		R/W	•		R	/	R/W		
		ĺ	0	0	0	0<	1	0	0	0	> 0	
	INTALM0			INT	ALM1				INT	APW0	· ·	
INTEALMOA	and	0211	IA1C	IA1M2	IA1M1	(IA1M	٥<	YA0C	IA0M2	IA0M1	IA0M0	
INTEALM01	INTALM1	93H	R		R/W			R	> (R/W		
	enable	•	0	0	0 (0		0	Q	(0)/	0	
	INTALM2			INT	ALM3			,	/ INTY	ALM2		
	and	0.41.1	IA3C	IA3M2	/A3M1	IA3M	0	IA2C	JA2M2	IA2M1	IA2M0	
INTEALM23	INTALM3	94H	R		R/W			R		R/W		
	enable	•	0	0 (0	0		(0(7)	△ 0	0	0	
	INTTA0	INITTAO		INTTA1	(TMRA1)				JINTTA0	(TMRA0)		
	and		ITA1C	ITA1M2	ITA1M1	1 ITA11	10	1TA0C	ITA0M2	ITA0M1	ITAOMO	
INTETA01	INTTA1	95H	R		R/W			R		R/W		
	enable	,	0 ((0)	0	0		.0/	0	0	0	
	INTTA2			INTTA3	(TMRA3)			\ //	INTTA2	(TMRA2)		
	and	2211	ITA3C	/TA3M2	ITA3M1	1 〈NTA3N	10	ITA2C	ITA2M2	ITA2M1	ITA2M0	
INTETA23	INTTA3	96H	96H	R		R/W			R		R/W	
	enable		0	0	0	10		0	0	0	0	
	INTRTC	()	$//\wedge$	INT	KEY <	7/			INT	RTC		
	and		(ike)	IKM2	JKM1	IKM)	IRC	IRM2	IRM1	IRM0	
NTERTCKEY	INTKEY /	97H)	R	\wedge	(R/W	$\langle \rangle$		R		R/W		
	enable		√ o	0	0	0		0	0	0	0	
			/		7/							
Inte	rrupt request	flag ←		$\rightarrow \rightarrow$								
	3/	\nearrow	^		\					<u></u>		
				xM2 b	·χM1	lxxM0		Fu	nction (W	rite)		
_ (4.5	0.	0	0	Die	ables interru				
		_			0	1		ts interrupt p				
			(())	0	1	0		ts interrupt p				
			,	0	1	1		ts interrupt p				
		\\\\	$\setminus \top$	1	0	0		ts interrupt p				
				1	0	1		ts interrupt p				
				1	1	0				ority level to 6		
				1	1	1	Dis	ables interru	pt requests			

Symbol	Name	Address	7	6	5	4	3	2	1	0
				IN	TTX0			INT	RX0	
INTES0	Interrupt enable	98H	ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
INTESU	serial 0	90П	R		R/W	•	R		R/W	
			0	0	0	0	0	0	0	0
	INTRX1			IN	ΓΤΧ1			(INT	RX1	
INTES1	and	99H	ITXT1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
IIVILOI	INTTX1	3311	R		R/W		_ R (($7/\wedge$	R/W	
	enable		0	0	0	0	(0)	$\langle 0 \rangle$	0	0
				INT	TLCD	1				
INTELCD	INTLCD	9AH	ILCD1C	ILCDM2	ILCDM1	ILCDM0	1	P		
IIVILLOD	enable	37111	R		R/W					
			0	0	0	0 \ (
	INTTC0			IN	ITC1			INT	$1c_0$	\checkmark
INTETC01	and	9BH	ITC1C	ITC1M2	ITC1M1	ITC1M0	14C0C	ITC0M2	TC0M1	ITC0M0
INTETCUT	INTTC1	эып	R		R/W) R .	\mathcal{O}) R/W	
	enable		0	0	0		0	0	(o)/	0
	INTTC2			IN	гтсз 📈 (TM	TÇ2	
INTETC23	and	9CH	ITC3C	ITC3M2	ITC3M1	тсзмо	ITC2C	ITC2M2	TTC2M1	ITC2M0
INTETC23	INTTC3	9011	R		RAW		R		R/W	
	enable		0	0	Q	0	Ø 🦳	$\nearrow \bigcirc$	0	0
	INTP0			/IN	TR1)) INT	ГР0	
INTEP01	and	9DH	IP1C	IP1M2	IP1M1	IP1M0	IP0C	IP0M2	IP0M1	IP0M0
INTEROT	INTP1	9011	R		R/W		R		R/W	
	enable		0	0	✓ 0	0/	9)	0	0	0
)		$\langle \cdot \rangle / \cdot $			
Inte	rrupt request	t flag ←		,		\wedge	~			
		· ·))	<u> </u>	_//				
					<u> </u>	[7]				
		(//\\b	xxM2 I	xxM1 🔯	cxMQ	Fu	nction (W	rite)	
			\mathcal{L}	0	9	0 Di:	sables interr	upt requests		
		$/) \downarrow$		0 <	6(//))1 Se	ets interrupt p	oriority level t	to 1	
		\mathbb{V}/\mathbb{V}		0	1		ets interrupt p			
				0	1		ets interrupt p	-		
					0		ets interrupt p			
	$\langle \vee \rangle$			1	0		ets interrupt p ets interrupt p	-		
	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	. ^	^	1	1		sables interr		.0 0	
			~(1		<u> </u>					
\wedge			(1)							
		^								
			(())							
			$\rangle \bigvee$	/						
		4								
	>		\rightarrow							

(2) External interrupt control

Symbol	Name	Address	7	6	5	4	3	2	1	0
			-	_	I3EDGE	I2EDGE	I1EDGE	10EDGE	IOLE	NMIREE
							W			
	Interrupt	8CH	0	0	0	0	0	0	0	0
IIMC	input mode	/Duahihit	Always	Always	INT3EDGE	INT2EDGE	INT1EDGE	INTOEDGE	tNT0 mode	1: Operates
	control	(Prohibit RMW)	write "0"	write "0"	0: Rising	0: Rising	0: Rising	0: Rising	- /· P ·	even on
		TXIVIV)			1: Falling	1: Falling	1: Falling	1: Falling	1. 5000	rising/falling
							_	(7/4)		edge of NMI

INTO level enable <

0	Edge detect INT
1	H level INT

NMI rising edge enable <

0	INT request generation at falling edge
1	INT request generation at rising/falling edge

(3) Interrupt request flag clear register

The interrupt request flag is cleared by writing the appropriate micro DMA start vector, as given in Table 3.4.1 to the register INTCLR.

For example, to clear the interrupt flag INTO, perform the following register operation after execution of the DI instruction.

INTCLR \leftarrow 0AH:

Clears interrupt request flag INTO.

Symbol	Name	Address	7	6))5	4	3//	2	1	0
		88H		7	CLRV5	CLRV4	CLRV3	CLRV2	CLRV1	CLRV0
INTCLR	Interrupt clear			H		~ //	W	I		
INTOLK	control	(Prohibit	/	\mathcal{J}	0	10	\ 0	0	0	0
		RMW)	(O)		4		Interrupt	vector		

(4) Micro DMA start vector registers

This register assigns micro DMA processing to which interrupt source. The interrupt source with a micro DMA start vector that matches the vector set in this register is assigned as the micro DMA start source.

When the micro DMA transfer counter value reaches zero, the micro DMA transfer end interrupt corresponding to the channel is sent to the interrupt controller, the micro DMA start vector register is cleared, and the micro DMA start source for the channel is cleared. Therefore, to continue micro DMA processing, set the micro DMA start vector register again during the processing of the micro DMA transfer end interrupt.

If the same vector is set in the micro DMA start vector registers of more than one channel, the channel with the lowest number has a higher priority.

Accordingly, if the same vector is set in the micro DMA start vector registers of two channels, the interrupt generated in the channel with the lower number is executed until micro DMA transfer is complete. If the micro DMA start vector for this channel is not set again, the next micro DMA is started for the channel with the higher number. (Micro DMA chaining)

Symbol	Name	Address	7	6	5	4	3	2	1	0				
							DMA0 sta	art vector						
DMA0V	DMA0	80H			DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0				
DIVIAUV	/ start vector		оон	0011					R/	w \				
						0	0	0	0	0	0			
							DMA1 sta	art vector) \					
DMA1V	DMA1 start	81H			DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0				
	vector	0111			R/W // \									
					0	0	0/		0	0				
							DMA2 st	art vector						
DMA2V	DMA2 start	g2 ⊔	82H	82H	82H				DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
DIVIAZV	vector				RAW									
					0	0	(0)	0	0	\Q				
	D. 44.0						DMA3 st	art vector						
DMA3V	DMA3 start	83H			DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0				
2	vector)) R/	w \Diamond	$\mathcal{O}_{\mathcal{C}}$					
					0 /	0	0	0 <	()	/ 0				

(5) Micro DMA burst specification

Specifying the micro DMA burst continues the micro DMA transfer until the transfer counter register reaches "0" after micro DMA start. Setting a bit which corresponds to the micro DMA channel of the DMAB registers mentioned below to "1" specifies a burst.

Symbol	Name	Address	7	6	5	4	3	2	1	0
	DMA	equest (Prohibit	\neq	4		#	DMAR3	DMAR2	DMAR1	DMAR0
	software request register			$\rightarrow \downarrow$			R/W	R/W	R/W	R/W
DMAR			7		4		0	0	0	0
								1: DMA soft	ware reques	t
		//) !)/	A	44		DMAB3	DMAB2	DMAB1	DMAB0
DMAB	DMA <	ourst 8AH				$\left\langle \right\rangle$		R/	W	
	register				1		0	0	0	0
			\supset		/			1: DMA bu	rst request	

(6) Attention point

The instruction execution unit and the bus interface unit of this CPU operate independently. Therefore, immediately before an interrupt is generated, if the CPU fetches an instruction that clears the corresponding interrupt request flag, the CPU may execute the instruction that clears the interrupt request flag (Note) between accepting and reading the interrupt vector. In this case, the CPU reads the default vector 0004H and reads the interrupt vector address FFFF04H.

To avoid the above plogram, place instructions that clear interrupt request flags after a DI instruction. And in the case of setting an interrupt enable again by EI instruction after the execution of clearing instruction, execute EI instruction after clearing and more than 1 instructions (e.g., "NOP" × 1 times). If placed EI instruction without waiting NOP instruction after execution of clearing instruction, interrupt will be enable before request flag is cleared.

In the case of changing the value of the interrupt mask register <IFF2:0> by execution of POP SR instruction, disable an interrupt by DI instruction before execution of POP SR instruction.

In addition, take care as the following 2 circuits are exceptional and demand special attention.

INT0 level mode	In Level mode INTO is not an edge-triggered interrupt. Hence, in Level mode the interrupt request flip-flop for INTO does not function. The peripheral interrupt request passes through the S input of the flip-flop and becomes the Q output. If the interrupt input mode is changed from edge mode to level mode, the interrupt request flag is cleared automatically.
	If the CPU enters the interrupt response sequence as a result of INTO going from 0 to 1, INTO must then be held at 1 until the interrupt response sequence has been completed. If INTO is set to level mode so as to release a halt state, INTO must be held at 1 from the time INTO changes from 0 to 1 until the halt state is released. (Hence, it is necessary to ensure that input noise is not interpreted as a 0, causing INTO to revert to 0 before the halt state has been released.) When the mode changes from level mode to edge mode, interrupt request flags which were set in level mode will not be cleared. Interrupt request flags must be cleared using the following sequence.
	LD (IIMC), 00H; Switches interrupt input mode from level mode to edge mode. LD (INTCLR), 0AH; Clears interrupt request flag.
	NÒR ; Wait El instruction
INTRX	The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by writing INTCLR register.

The following instructions or pin input state changes are equivalent to instructions that clear the interrupt request flag.

INTO: Instructions which switch to level mode after an interrupt request has been generated in edge mode.

The pin input change from high to low after interrupt request has been generated in level mode. (H \rightarrow L)

INTRX: Instruction which read the receive buffer

3.5 Port Functions

The TMP91C016 features 57-bit settings which relate to the various I/O ports.

As well as general-purpose I/O port functionality, the port pins also have I/O functions which relate to the built-in CPU and internal I/Os. Table 3.5.1 lists the functions of each port pin. Table 3.5.2 lists I/O registers and their specifications.

Table 3.5.1 Port Functions

(R: PU/D = with programmable pull-up/pull-down resistor PU = with programmable pull-up resistor PD = with programmable pull-up resistor)

		Number of			Direction	Pin Name for Built-in
Port Name	Pin Name	Pins	Direction	R	Setting Unit	Function
5	D.10.1 D.17		1/0		- / /	
Port 1	P10 to P17	8	1/0	_	Bit	D8 to D15
Port 2	P20 to P27	8	Output	-	(Fixed)	Á16 to A23
Port 5	P52	1	1/0	PU/D	Bit	HWR , INT3
	P53	1	I/O	PU	Bit	WAIT, EXWR
	P56	1	I/O	PU (Bit	R/W, MSK
Port 6	P60	1	I/O	PU	Bit	CSO, LCLKO
	P61	1	I/O	PU	Bit	<u>CS1</u>
	P63	1	I/O	PU	Bit	CS3, RAS
	P64	1	1/0	PU	Bit	EA24, CS2B
	P65	1	1/0 👌	PU	Bit	EA25, CS20 , LCLK, VEECLK
	P66	1	1/0	PU	Bit	UCAS, UDS, WE
	P67	1	1/0	PV	Bit (LCAS, LDS, REFOUT
Port 7	P70	1	1/0	√PU	Bit	SCOUT, TA1OUT
	P71	1	4 (1/0)	PU	Bit	OPTTX0, CS2D
	P72	1	1/0	PU/D /	/ Bit //	OPTRX0, CS2E
	P73	1 (VO)	PU	Bit)	DRAMOE, EXRD
	P74	1 ((Vφ	PU	Bit. /	WE, NMI, CAS
Port 9	P90 to P97	8	Input	PU	(Fixed)	KI0 to KI7
Port B	PB0	(100/	1/0	PU	Bit	VLD0
	PB1	(1() I/O	PU	Bit	VLD1
	PB2		/ I/O	PU	Bit	VLD2
	PB3	$(\bigcirc /i \land)$	I/O	(PU)	Bit	INT0
	PB4	\	1/0	PU/D	Bit	INT1
	PB5		1/0 ((PUXP	Bit	INT2
Port C	⟨PC3 /	1	YO V	PU	Bit	TXD1
	PC4/	1	MQ/	–PÚ/D	Bit	RXD1
	PC5	1 (1/0	> PU/D	Bit	SCLK1, CTS1
	PC6	1	1/0	_	Bit	XT1
\wedge	/> PC7	1	1/0	-	Bit	XT2
Port D	PD0	1 _	1/0/	PU	Bit	D1BSCP
	PD1	1 (7	I/O	PU	Bit	D2BLP
	PD2	1/1/	I/O	PU	Bit	D3BFR
)) PD3	1	I/O	PU	Bit	DLEBCD
	PD4 \		√ I/O	PU	Bit	DOFFB
	PD6 ((\(_1\)\	I/O	PU	Bit	ALARM, MLDALM
	PD7		I/O	PU	Bit	MLDALM

Table 3.5.2 I/O Registers and Specifications (1/2)

Dort	Din Nama	Charification	L	O Registe	er Settin	g Data	
Port	Pin Name	Specification	Pn	PnCR	PnFC	PnFC2	PnFC3
Port 1	P10 to P17	Input port	Х	0 <	<u> </u>	-	_
(Note 1)		Output port	X	1	>-\	_	-
		D8 to D15 bus	Х	Х	(-	>-	_
Port 2	P20 to P27	Output port	Х	_) -	_
		A16 to A23 output	Х	-(\rightarrow	_	-
Port 5	P52, P53,	Input port	X 🔨	6 (//	()	Х	_
	P56	Output port	Х	1/2	$-\sqrt{6}$	Х	_
	P52	HWR output	Χ /	1	1	0	_
		INT3 input	X	(0) P	Х	1	_
	P53	WAIT input (Note 2)	7		-		-
		EXWR output	X	1	1	(-	
	P56	R/\overline{W} output	X	1	1 ,	4/	<u></u>
		MSK input (Note 3)	7X	> x	x Z	Logical selection	-
Port 6	P60, P61,	Input port	(x /	0 🛇	~ %	2/90	0
	P63 to P67	Output port	X	1	0	70//	0
	P60	CS0 output (Note 10)	⇒ x	1 (7 1	> -	0
		LCLK output (Note 10)	Х	1((_	1
	P61	CS1 output	Х	1	~1/	0	0
		CS2 output	Х	(1)/	0	_	_
		CS2A output	X	(1)) 1	_	_
	P63	CS3 output (Note 14)	X		1	0	_
		RAS output (Note 14)	X	1	1	0	_
	P64	EA24 output	X))1	1	0	_
		CS2B output	X	// 1	X	1	_
	P65	EA25 output	X	1	1	0	0
	. 55	CS2C output (Note 5, 11)	X	1	X	1	0
		VEECLK output (Note 5)	X	1	X	X	0
		LCLK output (Note 11)	X	1	X	1	1
	P66	UÇAS output (Note 6)	X	1	1	0	
	100	UDS output	× ×	1	X	1	
		WE output (Note 6)	X	1	1	0	
	P67	LCAS output (Note 7)	X	1	1	0	_
	107		X	1	X	1	_
		LDS output					_
Port 7 ^	1070 to 1774	REFOUT output (Note 7)	X	1	1	0	_
Port 7	P70 to P74	Input port	X	0	0	0	
4	P70	Output port	X	1	0	0	_
	P70	SCOUT output	X	1	X	1	-
\wedge ((Did	TA1OUT output	X	1	1	0	_
// //	P71)	OPTTX0 output (Note 4)	X	1	X	1	_
_///	P70	CS2D output	X	1	1	0	_
	P72	OPTRX0 input (Note 4)	X	0	0	_	_
		CS2E output	X	1	1		_
	P73	DRAMOE output	X	1	Х	1	_
~		EXRD output	Х	1	1	0	_
	P74	WE output (Note 8)	Х	1	Х	1	-
		NMI input	Х	0	1	Х	-
		CAS output (Note 8)	Х	1	Χ	1	_

X: Don't care

Table 3.5.3 I/O Registers and Specifications (2/2)

Port	Pin Name	Specification	I	/O Regist	er Setti	ng Data	
1 011	1 III IVallic	Opecinication	Pn	PnCR	PnFC	PnFC2	PnFC3
Port 9	P90 to P97	Input port	Х	- (0	_	-
		KI0 to KI7 input	Х	-	1	_	_
Port B	PB0 to PB5	Input port	Х	0	0	_	_
		Output port	Х	1	(6) ~-	_
	PB0	VLD0 input (Note 12)	Х	0) -	1
	PB1	VLD1 input (Note 12)	X	0 (/	/A	_	-
	PB2	VLD2 input (Note 12)	X	0\^		_	1
	PB3	INT0 input	X	9	1	_	-
	PB4	INT1 input	X	(0)	1	_	_
	PB5	INT2 input	X	0	1	_	_
Port C	PC3 to PC5	Input port	*	0	0		
	PC6, PC7	Output port	× /	√ 1	0	St	\checkmark
	PC3	TXD1 output (Note 4)		> 1	1 /	> /-/	_
	PC4	RXD1 input (Note 4)	(//x<\	0	-(()	_
	PC5	SCLK1 input (Note 4, 13)	(x)	0 🔷	0	2//) –
		SCLK1 output (Note 4, 13)	X	1	1	90/	_
		CTS1 input (Note 4, 13)	\searrow x	0 /	$\supset 0$	\supset \subseteq	_
	PC6	XT1 input (Note 9)	X	x ((X	_	_
	PC7	XT2 output (Note 9)	X	X	~x/	_	_
Port D	PD0 to PD7	Input port	Х	(9)	V ₀	_	_
		Output port	X	\\\(\doldsymbol{0}\setminus \)) o	_	_
	PD0	D1BSCP output	(X	$\left(\right)$	1	_	_
	PD1	D2BLP output	/	\\1	1	_	_
	PD2	D3BFR output	X))1	1	_	-
	PD3	DLEBCD output	X	//1	1	_	-
	PD4	DOFFB output	Х	√ 1	1	_	_
	PD6	MLDALM output	1	1	1	_	_
		ALARM output	//0	1	1	_	_
	PD7	MLDALM output	X	1	1	_	_

X: Don't care


- Note 1: Port1 is able to set port function or data bus by AM1, AM0 setting.
- Note 2: If you want to use WAIT input, it needs BxCS register (1 + N) wait setting.
- Note 3: In case of P76/MSK set MSK input, it can set logical selection by P7FC<P76F>.
- Note 4: OPTRX0, OPTTX0, TXD1, RXD1, SCLK1, CTS1:
 - These pins can set input/output data's logical selection by each Pn register.
- Note 5: In case of P65F2D and P65F2, both write 1, it set P65F2D (VEECLK).
- Note 6: Selection of UCAS and WE depend on CS/WAIT bus width control (8 bits or 16 bits).
- Note 7: Selection of LCAS and REFOUT depend on CS/WAIT bus width control (8 bits or 16 bits).
- Note 8: Selection of WE and CAS depend on CS/WAIT bus width control (8 bits or 16 bits).
- Note 9: Oscillator setting of XT1 and XT2 is controlled by SYSCR0<XTEN> and this control have priority over other setting.
- Note 10: Selection of CSO and LCLK is set by P6FC3<P60F3>.
- Note 11: Selection of CS2C and LCLK is set by P6FC3<P65F3>.
- Note 12: If One of PB0 to PB2 is set VLD function, other PBx pin can't output function even port function setting. And these pin can only VLD input or port output. VLD function is set by VLDCTL<VLD*USE>.
- Note 13: Selection of SCLK and CTS is set by SC1MOD0<CTSE>.
- Note 14: Selection of CS3 and RAS is set by B3CS<B3OM1:0>.

3.5.1 Port 1 (P10 to P17)

Port 1 is an 8-bit general-purpose I/O port. Each bit can be set individually for input or output using the control register P1CR. Resetting, the control register P1CR to 0 and sets Port 1 to input mode.

In addition to functioning as a general-purpose I/O port, Port 1 can also function as an address data bus (D8 to 15).


When AM1 = 0 and AM0 = 1, port 10 to 17 always operate data bus function, even if it changes P1CR setting.



3.5.2 Port 2 (P20 to P27)

Port 2 is an 8-bit output port. In addition to functioning as a output port, port 2 can also function as an address bus (A16 to A23).


Each bits can be set individually for address bus using the function register P2FC. Resetting sets all bits of the function register P2FC to 1 and sets port 2 to address bus.



				Poi	rt 1 Register						
		7	6	5	4	3	2	1	0		
P1	Bit symbol	P17	P16	P15	P14	P13	P12	P11	P10		
(0001H)	Read/Write			I	R	/W					
	After reset	Data from external port (Output latch register is cleared to 0.)									
		Port 1 Control Register									
		7	6	5	4	3	2) 0		
P1CR	Bit symbol	P17C	P16C	P15C	P14C	P13C	P12C	7 P11C	P10C		
(0004H)	Read/Write				١	N	$\langle \langle $	/))			
	After reset	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1		
	(Note)										
	Function				0: Input	1: Output)~			
				Poi	rt 2 Register		→ Ropt 1 I/0 0: Input 1: Outpu	O setting			
		7	6	5	4(3	2	1	700/		
P2	Bit symbol	P27	P26	P25	P24	P23	P22 /	P21	P20		
(0006H)	Read/Write					AV)	($\leq $			
	After reset					1					
·					unction Reg)			
		7	6	\$	\ 4	/3	\\2	1	0		
P2FC	Bit symbol	P27F	P26F	P25F	P24F	P23F	P22F	P21F	P20F		
(0009H)	Read/Write			(N					
	After reset	1	1	1)	1	1	<u></u>	1	1		
	Function		-	0: Po	rt 1: Address	s bus (A23 to	A16)				

Note1: Read-modify-write is prohibited for P1CR and P2FC.

Note2: It is set to "Port" or "Data bus" by AM pins state.



3.5.3 Port 5 (P52, P53, P56)

Port 5 is an 3-bit general-purpose I/O port. This I/O port is set using control register P5CR, P5FC, P5FC2 and P5UDE. And P52 port have $\overline{\rm HWR}$ output, INT2 input, P53 port have $\overline{\rm WAIT}$ input, $\overline{\rm EXWR}$ output, P56 port have R/W output, MSK input, except port function.

Resetting resets all bits of P5 and bit 3, 5 of P5UDE to 1, all bits of P5CR, P5FC and P5FC2 to 0. And sets P52, P53, P56 to input mode with pull-up resistor.

In addition to functioning as a general-purpose I/O port, Port 5 also functions as I/O for the CPU's control/status signal.

When the P5<RDE> register clearing to 0, outputs the RD strobe (used for the peused static RAM) of the RD pin even when the internal addressed.

If the $\langle RDE \rangle$ remains 1, the \overline{RD} strobe signal is output only when the external address is accessed. Reset Pull-up resistor P5UDE<UDE52: ontrol (on bit basis) P5UDE<P52UE P5UDE write Direction control (on bit basis) P5CR write Function control (on bit basis) Internal data bus P5FC write P-ch (Programmable pull up) Qutput) P52 (HWR, INT3) lateh Output buffer N-ch (Programmable pull down) P5 write HWR P5 read Function control2 (on bit basis) Rise up/fall down INT3 edge detect P5FC2 write IIMC<I3EDGE>

Figure 3.5.4 Port 5 (P52)





Figure 3.5.5 Port 5 (P53, P56)



Note 1: Read-modify-write is prohibited for register P5CR, P5FC, P5FC2 and P5UDE.

Note 2: When P53 pin is used as a WAIT pin, set P5CR<P53C> to 0 and chip select/wait control register <BnW2:0> to 010.

Figure 3.5.6 Registers for Port 5

3.5.4 Port 6 (P60, P61, P63 to P67)

Port 6 is 7-bit I/O port. This I/O port have standard chip select signal output function ($\overline{\text{CS0}}$, $\overline{\text{CS1}}$, $\overline{\text{CS3}}$), expand address signal output function ($\overline{\text{EA24}}$, $\overline{\text{EA25}}$), expand chip select signal output function ($\overline{\text{CS2B}}$, $\overline{\text{CS2C}}$), clock output for LCDD (VEECLK), chip select for special command for Sift Register type (LCLK), and special signals for dynamic RAM access function ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{LCAS}}$, $\overline{\text{UCAS}}$, $\overline{\text{LDS}}$, $\overline{\text{UDS}}$, $\overline{\text{REFOUV}}$). These function is set by P6FC and P6FC2 register. Resetting resets all bits of P6CR, P6FC, P6FC2, and 3, 6, 7 bits of P6UE to 0 and 0, 1, 4, 5 bits of P6UE to 1. And P63, P66, P67 set to cut off resistance, P60, P61, P64, P65 set to pull-up resistance input mode.)

Selection of $\overline{\text{CS2}}$ and $\overline{\text{CS2A}}$ is set by P6FC<P62F>. (This terminal don't have pull-up resistance and port function)




Figure 3.5.7 Port 6

				Po	rt 6 Register				
		7	6	5	4	3	2	1	0
P6	Bit symbol	P67	P66	P65	P64	P63		P61	P60
(0012H)	Read/Write				R/	W			
	After reset		Da	ita from exte	rnal port (Ou	tput latch reg	ister is set to	<u>(1)</u>	
•				Port 6	Control Regi	ster		7	
		7	6	5	4	3	2		0
P6CR	Bit symbol	P67C	P66C	P65C	P64C	P63C		P61C) P60C
(0014H)	Read/Write			W			7		
	After reset			0			7		0
	Function		0: Inpu	t 1:	Output			0: Input	1: Output
•				Port 6 F	Function Reg	ister			
		7	6	5	4	3	(2)	√ 1	0
P6FC	Bit symbol	P67F	P66F	P65F	P64F	P63F	P62F	P61F	P60F
(0015H)	Read/Write				V	v \(\lambda \)			
	After reset				()	\ `		
	Function	0: Port	0: Port	0: Port	0: Port	0: Port	0: CS2	0: Port	0: Port
		1: LCAS or	1: UCAS	1: EA25	1: EA24	1: (\$3	1: CS2A	1: CS1	1) CS0
		REFOUV	or WE				· ·		
		Г			unction Regi				
		7	6	5	4	3	2 /	(1)	0
P6FC2	Bit symbol	P67F2	P66F2	P65F2	P64F2	> −	P65F2D		
(001BH)	Read/Write			У	A //	>			
	After reset				0				
	Function	0: <p67f></p67f>	0: <p66f></p66f>	0: <p65f></p65f>		Always write "0"	0: <p65f2></p65f2>		
		1: LDS	1: UDS	1: C\$2C	1: 6\$2B	//	1: VEECLK		
1		_	0	/ / \	6 UE Registe			4	
P6UE		7	6	(5)	4	3	/2/	1	0
(0018H)	Bit symbol	P67U	P66U	P65U	P64U	P63U `		P61U	P60U
	Read/Write	,	$\overline{}$	W	4			V	
	After reset Function			Pull-up	1	0			1
	Function	Pull-up resistor /	Pull-up resistor	resistor	Pull-up resistor	Pull-up resistor		Pull-up resistor	Pull-up resistor
		0: Disable	0. Disable	0: Disable	0: Disable	0: Disable		0: Disable	0: Disable
	/	1. Enable	1: Enable	1: Enable	1: Enable	1: Enable		1: Enable	1: Enable
	(7	Port 6 F	unction Regi	ster3			
		~7	6	5	4	3	2	1	0
P6FC3	Bit symbol	1		P65F3				_	P60F3
(0010H)	Read/Write	<i>}/</i>		W				W	W
	After reset			0				0	0
	Function	\mathcal{I}	\wedge	LCLK2	Y			Always	LCLK0
			$\mathcal{A}($	selection				write "0"	selection
\wedge				0: Normal					0: Normal
				1: LCLK2	<u> </u>				1: LCLK0

Note 1: Read-modify-write is prohibited for registers P6CR, P6FC, P6FC2, P6FC3 and P6UE.

Note 2: When P63 pin is used as a CS3 pin and RAS, set chip select/wait control register B3CS<B3OM1:0> to 10.

Figure 3.5.8 Port 6 Register

3.5.5 Port 7 (P70 to P74)

Port 7 is 5-bit general-purpose I/O port. This port can be set I/O on bit basis. Resetting resets all bits of P7CR, P7FC and P7FC2 to P7FC0, and become to input port, and all bits of P7 to P1.

In addition to functioning as a general-purpose I/O port, Port 7 also functions as follows.


- 1. Output function for 8-bit timer (TA1OUT)
- 2. Output function for internal clock (SCOUT)
- 3. Input/output function for IrDA (OPTRX0, OPTTX0)
- 4. Extend chip-select output ($\overline{\text{CS2E}}$, $\overline{\text{CS2D}}$)
- 5. DRAM control output (WE CAS DRAMOE)
- 6. Extend read signal output ($\overline{\text{EXRD}}$)
- 7. Non maskable interrupt request input (NMI)

Writing 1 in the corresponding bit of P7FC, P7FC2 enables the respective functions. Resetting resets the P7FC, P7FC2 to P7FC0, and sets all bits to input ports.



(1) Port 70 (SCK, OPTRX0)

Port 70 is a general-purpose I/O port. It is also used as TA1OUT (8-bit timer output function) and SCOUT (Internal clock output function). In case of used as TA1OUT, it set to P7FC < P70F > 1 and using SCOUT, set to P7FC < P70F > 1.




2008-02-20

(2) Port 71 ($\overline{\text{CS2D}}$, OPTTX0)

Port 71 also function as extend chip-select output ($\overline{\text{CS2D}}$) and transmitting output for IrDA mode of SIO0 (OPTTX0). When P71 is used to OPTTX0 function, it possible to control logical reverse by P7<P71>.

Setting to P7UDE<P71U> = 1, set to pull-up resistor.


Resetting it becomes to cut off pull-up resistor and become to input mode.



(3) Port $72 (\overline{CS2E}, OPTRX0)$

Port 72 have also function as extend chip-select output ($\overline{\text{CS2E}}$) and receiving input for IrDA mode of SIO0 (OPTRX0). When P72 is used to OPTRX0 function, it possible to control logical reverse by P7<P72>.


Selection of pull-up or pull-down is decided with P7UDE<P72UD> and selection of enable or disable of that resistor's situation by P7UDE<P72U>. It become to input mode without pull-up/pull-down resistor by reset operation.



(4) Port 73 ($\overline{\text{EXRD}}$, $\overline{\text{DRAMOE}}$)

Port 73 have also function as DRAM control output (\overline{DRAMOE}) and extend read output (\overline{EXRD}). \overline{EXRD} output same timing as \overline{RD} signal.


Setting to P7UDE<P73U> = 1, set to pull-up resistor. It become to pull-up situation by reset operation.



(5) Port 74 ($\overline{\text{NMI}}$, $\overline{\text{WE}}$, $\overline{\text{CAS}}$)

Port 74 have also function $\overline{\text{NMI}}$ input and DRAM control output ($\overline{\text{WE}}$, $\overline{\text{CAS}}$).

And setting P7UDE<P74U> = 1, set to pull-up resistor. It become to pull-up situation







Figure 3.5.14 Port 7 Register


3.5.6 Port 9 (P90 to P97)


Port 90 to 97 are 8-bit input ports with pull-up resistors. In addition to functioning as general-purpose I/O port, port 90 to 97 can also key-on wakeup function as keyboard interface. The various functions can each be enabled by writing 1 to the corresponding bit of the Port 9 function register (P9FC).

Resetting resets all bits of the register P9FC to 0 and sets all pins to be input port. And resetting resets all bits of the register P9UE to 1 and sets all pins to be pull-up port.



When P9FC = 1, if either of input of K10 to K17 pins falls down, INTKEY interrupt is generated. INTKEY interrupt can be used release all HALT mode.







3.5.7 Port B (PB0 to PB5)

Port B is 6-bit general-purpose I/O port. This I/O port have voltage level detector function (VLD0 to VLD2), external interrupt input function (INT0 to INT2). It can be controlled by IIMC register's setting to select of rise up/fall down for interruption.

External interrupt function is set by writing to 1 correspond bit of PBFC register. And it can set pull-up resistor to port B0 to B3, pull-up/pull-down register to port B4, B5. Selection of pull-up or pull-down, is set by writing 1 corresponding bit of PBUDE register.

Resetting resets to PBCR, PBFC, PBUDE register, port B0 to B2, B4, B5 input without resistor. Only port B3 become to input with pull-up resistor by reset operation.





91C016-74 2008-02-20

				Poi	rt B Register					
		7	6	5	4	3	2	1	0	
РВ	Bit symbol			PB5	PB4	PB3	PB2	PB1	PB0	
(0022H)	Read/Write					R/	W			
	After reset			Da	ıta from extei	rnal port (Out	put latch reg	jister is set to	1)	
				Port B	Control Regi	ster		7/		
		7	6	5	4	3	2		0	
PBCR	Bit symbol			PB5C	PB4C	PB3C	PB2C	PB1C) PB0C	
(0024H)	Read/Write					٧	V (\sim		
	After reset					ę		// {\		
	Function	0: Input 1: Output								
				Port B F	unction Reg	ister				
		7	6	5	4	3	(2)	√ 1	0	
PBFC	Bit symbol			PB5F	PB4F	PB3F	\mathcal{Y}		$\bigg/ \bigg($	
(0025H)	Read/Write				W	$\mathcal{A}($	\oint			
	After reset				0					
	Function			0: Port	0: Port	0: Port	\rightarrow	14		
				1: INT2	1: INT1	1:(IMT/0)	_			
1			Port B F	ull-up/Pull-de	own Resistor	Control Reg	ister		//))	
		7	6	5	4	\\3	2	_ X\	70/	
PBUDE	Bit symbol	PB5UD	PB4UD	UDEPB5	UDEPB4	PB3U	PB2U (PB1U	PB0U	
(0020H)	Read/Write				<	\sim		<u> </u>		
	After reset		(0 /		. 1				
	Function	Pull-up/Pull-	-down		r control	Pull-up resistor				
		control		~ 1	sable	0: Disable				
		0: Pull-up re 1: Pull-dowr		1: Er	nable.>		1: Er	nable		
		i. Pull-dowr	resistor							

Note 1: Read-modify-write is prohibited PBCR, PBFC and PBUDE.

Note 2: Because PB0/VLD0, PB1/VLD1 and PB2/VLD2 can't be controlled those terminal's function by register, VLD circuit also receive signals operating input port function.

Figure 3.5.20 Port B Register



3.5.8 Port C (PC3 to PC5, PC6, PC7)

Port C is 5-bit general-purpose I/O port. By reset, these ports become to input port and set to 1 of all output latch.


Except I/O port function, this port have serial channel I/O function (SIO0, SIO1). This function is set by writing 1 data to correspond bit of PCFC register. All the data of PCCR, PCFC register, all port become to input port.

(1) Port C3 (TXD1)

Port C3 have also function as serial channel output (TXD1). When it is used to TXD1function, it possible logical reverse output by PC<PC3> register setting.

And this port's output buffer have also open-drain type except push-pull type and this selection is set by PCUDOE<ODEPCO> register.


Port C3 can set pull-up resistor by writing 1 data to PCUDOE<PC3U> register. This port become to input port without pull up, by reset operation.



(2) Port C4 (RXD1)

Port C4 have also function as serial channel input (RXD1). When it used to RXD1 function, it possible to out logical reverse by PC<PC4> register setting.

Port C4 can set pull-up or pull-down resistor by writing 1 data to PCUDOE<UDEPC4>. Selection of pull-up or pull-down, is set by PCUDOE<PC4UD>. This port become to input port without pull-up/down resistor by reset operation.




(3) Port C5 (CTS1, SCLK1)

Port C5 have also function as serial channel I/O ($\overline{\text{CTS1}}$) and clock I/O for SIO (SCLK1). When it used to serial channel port, it possible to set logical reverse I/O by PC<PC5>.


Port C5 can set pull-up or pull-down resistor by writing 1 data of PCUDOE<UDEPC5>.

Selection of pull-up or pull-down resistor is set by PCUDOE<RC5UD>. This port is to input port without pull-up/pull-down resistor by reset operation.




(4) Port C6 (XT1), C7 (XT2)

Port C6, C7 have low-frequency oscillator function, except I/O port function.



				Por	t C Register							
		7	6	5	4	3	2	1	0			
PC	Bit symbol	PC7	PC6	PC5	PC4	PC3						
(0023H)	Read/Write	R/	W		R/W							
	Function	Data fron	n external po	ort (Output lat	ch register is	s set to 1)						
				Port C	Control Regi							
		7	6	5	4	3	2		0			
PCCR	Bit symbol	PC7C	PC6C	PC5C	PC4C	PC3C		J				
(0026H)	Read/Write	W	W		W		\nearrow	\sim				
	After reset	1	1	0	0	0 (7A_				
	Function 0: Input 1: Output 0: Input 1: Output											
	Port C Function Register											
		7	6	5	4	3	(\2)	√ 1	0			
PCFC (0027H)	Bit symbol	/		PC5F		PC3F	$\left. \right\rangle$		/			
	Read/Write	/		W		W. (\oint					
	After reset	/		0		0		7				
	Function			0: Port		0: Port	\rightarrow					
				1: SCLK1		1: TXD1	<	S (C				
				output			`					
						Open-drain R						
		7	6	5	4	3	2 /	~ 1	0			
PCUDOE	Bit symbol			ODEPC3	PCSUD	PC4UD	UDEPC5	UDEPC4	PC3U			
(0028H)	Read/Write					V	-/					
	After reset			2 2 1 (5 11 /5	(\	D "			
	Function			0: 3 states		Pull-down ntrol		r control	Pull-up resistor			
				1: Open drain	<u> </u>	ıll up		sable nable	0: Disable			
						ıll down)) . = 1	lable	1: Enable			
	Note 1: Read-modify-write is prohibited for PCCR, PCFC and PCUDOE.											
	Note 2: Because PC4/RXD1 can't be controlled those terminal/s function by register, SIO circuit also receive sign											
	operating input port function.											
	ope	raung input p	or iunction.))	_							




3.5.9 Port D (PD0 to PD4, PD6, PD7)

Port D is 7-bit general-purpose I/O port. And port D0 to D4, D6, D7 can be set pull-up resistor by setting 1 data correspond bit of PDUE register. Port D0 to D4 become to input with pull-up resistor and port D6, D7 become to input without pull-up resistor by reset operation.

Resetting set to 1 data for output latch of this port.

Except I/O port function, this port have also function LCD controller output (DIBSCP, D2BLP, D3BFR, DLEBCD, DOFFB), RTC alarm output (ALARM), MLD output (MLDALM, MLDALM).

Above setting is set by writing data to PDFC register. Only port D6 have two functions (ALARM, MLDALM) and this setting by PD<PD6> register's data.



(2) PD4 (DOFFB)




Figure 3.5.28 Port D6

				Poi	rt D Register						
		7	6	5	4	3	2	1	0		
PD	Bit symbol	PD7	PD6		PD4	PD3	PD2	PD1	PD0		
(0029H)	Read/Write	R/	W		R/W						
	After reset		Da	ata from external port (Output latch register is set to 1)							
,				Port D	Control Regi						
		7	6	5	4	3	2	(1)	0		
PDCR	Bit symbol	PD7C	PD6C		PD4C	PD3C	PD2C	PD1C) PD0C		
(002BH)	Read/Write	V	٧				W	\rightarrow			
	After reset	(0			4	0 ((// {}			
	Function	0: Input	1: Output			0: In	put 1: C	Output /			
1					unction Reg						
		7	6	5	4	3	\\2)	Y 1	0		
PDFC	Bit symbol	PD7F	PD6F		PD4F	PD3F	PD2F	PD1F	PD0F		
(002AH)	Read/Write	V	٧			\mathcal{A}	M				
	After reset	(0				0				
	Function	0: Port	0: Port		0: Port	0: Port	0: Port	0: Port	0: Port		
		1: MLDALM	1: ALARM at		1: DOFFB	1: DLEBCD	1: D3BFR <	1: D2BLP	1) D1BSCP		
			<pd6> = 1 1: MLDALM</pd6>						$\mathcal{L}(f)f$		
			at <pd6> =</pd6>								
			0						<i>y</i>		
			Po	rt D Pull-up f	Resistor Con	trof Register					
		7	6	5 (4	3	(27)	\ <u>\</u>	0		
PDUE	Bit symbol	PD7U	PD6U	-	PD4U	PD3U	PD2U) PD1U	PD0U		
(002CH)	Read/Write		٧	_ W ()	W						
	After reset		0	0	, i	\leftarrow	1				
	Function		resistor	Always write "0"	\checkmark	F	Pull-up resist	or			
		_	sable	Wille 0			0: Disable				
			nable			^	1: Énable				
	Note: Read-r	nodify-write is	s prohibited f	or PDCR, PI	OFC and PDI	JE.					
		/	○ F	igure 3.5.2	29 Port D	Register					
			(// \)	iguic 0.0.2	20 TOILE	Megister					
					(0)	~					
		()	7)					
			<		7/						
					>						
		\bigcirc		>	~						
			$\mathcal{A}($								
\wedge	(())										
		^		$\langle \rangle$							
	7/_	(())							
		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		/							
//											

3.6 Chip Select/Wait Controller

On the TMP91C016, four user-specifiable address areas (CS0 to CS3) can be set. The data bus width and the number of waits can be set independently for each address area (CS0 to CS3 and others).

The pins $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ (which can also function as port pins P60 to P63) are the respective output pins for the areas CS0 to CS3. When the CPU specifies an address in one of these areas, the corresponding $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ pin outputs the chip select signal for the specified address area (in ROM or SRAM). However, in order for the chip select signal to be output, the port 6 function register P6FC must be set.

 $\overline{\text{CS2A}}$ to $\overline{\text{CS2G}}$ and $\overline{\text{CSEXA}}$ (CS pin except $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$) are made by MMU.

These pins is $\overline{\text{CS}}$ pin that area and bank value is fixed without concern in setting of CS/WAIT controller.

The areas CS0 to CS3 are defined by the values in the memory start address registers MSAR0 to MSAR3 and the memory address mask registers MAMR0 to MAMR3.

The chip select/wait control registers B0CS to B3CS and BEXCS should be used to specify the master enable/disable status the data bus width and the number of waits for each address area.

The input pin controlling these states is the bus wait request pin (WAIT).

3.6.1 Specifying an Address Area

The CS0 to CS3 address areas are specified using the start address registers (MSAR0 to MSAR3) and memory address mask registers (MAMR0 to MAMR3).

At each bus cycle, a compare operation is performed to determine if the address on the specified a location in the CS0 to CS3 area. If the result of the comparison is a match, this indicates an access to the corresponding CS area. In this case, the $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ pin outputs the chip select signal and the bus cycle operates in accordance with the settings in chip select/wait control register—B0CS to B3CS. (See 3.6.2. "Chip Select/Wait Control Registers".)



(1) Memory start address registers

Figure 3.6.1 shows the memory start address registers. The memory start address registers MSAR0 to MSAR3 set the start addresses for the CS0 to CS3 areas. Set the upper eight bits (A23 to A16) of the start address in <S23:16>. The lower 16 bits of the start address (A15 to A0) are permanently set to 0. Accordingly, the start address can only be set in 64-Kbyte increments, starting from 000000H. Figure 3.6.2 shows the relationship between the start address and the start address register value.

Memory Start Address Registers (for areas CS0 to CS3)												
		7	6	5	4	3	2	1	0			
MSAR0 /MSAR1	Bit symbol	S23	S22	S21	S20	S19	S18	S17	S16			
(00C8H)/ (00CAH)	Read/Write		RW									
MSAR2 /MSAR3	After reset	1	1	1	1 (1	1	1			
(00CCH)/ (00CEH)	Function	Determines A23 to A16 of start address.										
	1	Sets start addresses for areas CS0 to C										

Figure 3.6.1 Memory Start Address Register




Figure 3.6.2 Relationship between Start Address and Start Address Register Value

(2) Memory address mask registers

Figure 3.6.3 shows the memory address mask registers. The memory address mask registers MAMR0 to MAMR3 are used to set the size of the CS0 to CS3 areas by specifying a mask for each bit of the start address set in memory start address registers MAMR0 to MAMR3. The compare operation used to determine if an address is in the CS0 to CS3 areas is only performed for bus address bits corresponding to bits set to 0 in these registers. Also, the address bits that can be masked by MAMRO to MAMR3 differ between CS0 to CS3 areas. Accordingly, the size that can be each area is different.

MAMR0

Memory Address Mask Register (for CS0 area)										
	7	6	5	4	(3)	2	1	0		
Bit symbol	V20	V19	V18	V17	V16)	V14 to 9	V8		
Read/Write		RW								
After Reset	1	1	1	1 🗸		1	1 (1) 1		
Function		Sets size of CS0 area 0: Used for address compare								

Range of possible settings for CS0 area size: 256 bytes to 2/Mbytes

Memory Address Mask Register (CS1)

MAMR1 (00CBH)

(00C9H)

	7	6	5 4	3	2	54	0			
Bit symbol	V21	V20	V19 V18	V17	(V16)	V15 to 9	V8			
Read/Write		RW								
After Reset	1	1	1	10	_1	1	1			
Function		(9	ets size of CS1 area	0: Used for add	dress compar	е				

Range of possible settings for CS1 area size: 256 bytes to 4 Mbytes.

Memory Address Mask Register (CS2, CS3)

MAMR2 / MAMR3 (00CDH)/ (00CFH)

	7	(6)	5	4	3/	2	1	0	
Bit symbol	V22	7 V21	V20	_\V19	V18	V17	V16	V15	
Read/Write	RW								
After reset	1	\mathcal{I}	1	147	1	1	1	1	
Function	(\bigcap)	Sets	size of CS2	or CS3 area	0: Used for	address con	npare		

Range of possible settings for CS2 and CS3 area sizes: 32 Kbytes to 8 Mbytes.

Figure 3.6.3 Memory Address Mask Registers

(3) Setting memory start addresses and address areas

Figure 3.6.4 show an example of specifying a 64-Kbyte address area starting from 010000H using the CS0 areas.

Set 01H in memory start address register MSAR0<S23:16> (Corresponding to the upper 8 bits of the start address). Next, calculate the difference between the start address and the anticipated end address (01FFFFH) based on the size of the CS0 area. Bits 20 to 8 of the result correspond to the mask value to be set for the CS0 area. Setting this value in memory address mask register MAMR0<V20:8> sets the area size. This example sets 07H in MAMR0 to specify a 64-Rbyte area.




Figure 3.6.4 Example Showing how to Set the C\$0 Area

After a reset, MSARO to MSAR3 and MAMR0 to MAMR3 are set to FFH. B0CS<B0E>, B1CS<B1E> and B3CS<B3E> are reset to 0. This disabling the CS0, CS1 and CS3 areas. However, as B2CS<B2M> to 0 and B2CS<B2E> to 1, CS2 is enabled from 000FE0H to 000FFFH to 001000H to FFFFFFH in TMP91C016. Also, the bus width and number of waits specified in BEXCS are used for accessing addresses outside the specified CS0 to CS3 area. (See 3.6.2. "Chip Select/Wait Control Registers".)


(4) Address area size specification

Table 3.6.1 shows the relationship between CS area and area size. The triangle (Δ) indicates in the table below that areas cannot be set by memory start address register and address mask register combinations. When setting an area size using a combination indicated by this symbol (Δ) , set the start address mask register in the desired steps starting from 000000H.

If the CS2 area is set to 16 Mbytes or if two or more areas overlap, the smaller CS area number has the higher priority.

Example: To set the area size for CS0 to 128 Kbytes:

Valid start addresses



b. Invalid start addresses




Table 3.6.1 Valid Area Sizes for Each CS Area

Size (Bytes) CS Area	256	512	32 K	64 K	128 K	256 K	512 K	1 M	2 M	4 M	8 M
CS0	9) 9	0	A	$\langle V \rangle$	Δ	Δ	Δ		
CS1	//	0		0	(Δ)	$\triangle \Delta$	Δ	Δ	Δ	Δ	
CS2 〈	< /		, 0	0	X) <u> </u>	Δ	Δ	Δ	Δ	Δ
CS3			0	0	Δ	Δ	Δ	Δ	Δ	Δ	Δ

Δ: These areas cannot be set by memory start address register and address mask register combinations.

3.6.2 Chip Select/Wait Control Registers

Figure 3.6.5 lists the chip select/wait control registers.

The master enable/disable, chip select output waveform, data bus width and number of wait states for each address area (CS0 to CS3 and others) are set in their respective chip select/wait control registers, B0CS to B3CS and BEXCS.

Chip Select/Wait Control Register 7 6 0 2 **B0CS** Bit symbol B0E B0OM1 В0ОМ0 **B0BUS** B0W2 B0W1 B0W0 (00C0H) Read/Write W W After reset 0 0 0 0 0 0 0 Read-0: Disable Number of waits modify-Function Chip select output Data bus 1: Enable waveform selection width 000: 2 waits 100: Reserved write 00: For ROM/SRAM 0: 16 bits 001: 1 wait 101: 3 waits instructions 110: 4 waits 01: 1: 8 bits 010: (1 + N) waits are 10: 1,11: 8 waits Don't care 011: 0 waits prohibited. B1CS Bit Symbol B1E B1OM1 B1OM0 B1BUS B1W2 (B1W1) B1W0 (00C1H) Read/Write W After reset 0 (0 0 0 0 0 0 Read-Number of waits 0: Disable modify-Function Chip select output Data bus 1: Enable waveform selection width 000: 2 waits 100: Reserved write 00: For ROM/SRAM 0: 16 bits 001: 1 wait 101: 3 waits instructions 010: (1+N) waits 01: 1: 8 bits 110: 4 waits are 10: Don't care 011: 0 waits 111: 8 waits prohibited. B2CS B2M B2BUS)B2W0 Bit Symbol B2E B2OM1 B2OM0 B2W2 B2W1 (00C2H) Read/Write Ò After reset 0 0 0 0 6 0 Read 0: Disable CS2 area Data bus Number of waits modify-Function Chip select output 1: Enable selection waveform selection width 000: 2 waits 100: Reserved write 0: 16-Mbyte 00: For ROM/SRAM 0:16 bits 001: 1 wait 101:/3 waits instructions 010: (1+N) waits 110: 4 waits area 1: 8 bits are 1: CS area 10: Don't/care 011: Ø waits 111: 8 waits prohibited. B3W1 B3CS B3QM1 **B3OM0** B3BUS B3W2 B3W0 Bit Symbol B3E (00C3H) Read/Write W After reset 0 g 0 0 Read-0: Disable Chip select output Data bus Number of waits modify-Function 1: Enable waveform selection width 000: 2 waits 100: Reserved write 00: For ROM/SRAM 001: 1 wait 0; 16 bits 101: 3 waits instructions Ø1: Don't care 1: 8 bits 010: (1 + N) waits 110: 4 waits are 10: For DRAMC 011: 0 waits 111: 8 waits prohibited. 1: Don't care **BEXCS** BEXBUS BEXW1 BEXW2 BEXW0 Bit Symbol (00C7H) Read/Write 0 After reset/ n n Λ Read-Data bus Number of waits modify-Function/ width 000: 2 waits 100: Reserved write 0: 16 bits 001: 1 wait 101: 3 waits instructions 1: 8 bits 010: (1 + N) waits 110: 4 waits are 011: 0 waits 111: 8 waits prohibited. Chip select output waveform Master enable bit Number of address area waits -Disable 00 For ROM/SRAM (See 3.6.2 (3) Wait control.) Enable **Q**1 Don't care Data bus width selection 10. Don't care CS2 area selection 16-bit data bus 11 Don't care 0 16-Mbyte area For DRAM only CS3 8-bit data bus Specified address area setting

Figure 3.6.5 Chip Select/Wait Control Registers

(1) Master enable bits

Bit7 (<B0E>, <B1E>, <B2E> or <B3E>) of a chip select/wait control register is the master bit which is used to enable or disable settings for the corresponding address area. Writing 1 to this bit enables the settings. Reset disables (Sets to 0) <B0E>, <B1E> and <B3E>, and enabled (Sets to 1) <B2E>. This enables area is only CS2.

(2) Data bus width selection

Bit3 (<B0BUS>, <B1BUS>, <B2BUS>, <B3BUS> or <BEXBUS>) of a chip select/wait control register specifies the width of the data bus. This bit should be set to 0 when memory is to be accessed using a 16-bit data bus and to 1 when an 8-bit data bus is to be used.

This process of changing the data bus width according to the address being accessed is known as "Dynamic bus sizing". For details of this bus operation see Table 3.6.2.

Table 3.6.2 Dynamic Bus Sizing

		Table 5.6.2 Dyn	- 4-7-7-19		
Operand Data	Operand Start	Memory Data	CPU Address	CPU	Data
Bus Width	Address	Bus Width		D15 to D8	D7 to D0
8 bits	2n + 0	8 bits	2n+0	xxxxx	b7 to b0
	(Even number)	16 bits	2n + 0	xxxxx	b7 to b0
	2n + 1	8 bits	2n + 1	XXXXX	b7 to b0
	(Odd number)	16 bits	2n + 1	√b7/to b0	XXXXX
16 bits	2n + 0	8 bits	2n + 0	xxxxx	b7 to b0
	(Even number)		2n ∉ 1√	\\ xxxxx	b15 to b8
		16 bits	2n + 0	b15 to b8	b7 to b0
	2n + 1	8 bits	2n + 1	// xxxxx	b7 to b0
	(Odd number)		2n_+ 2	xxxxx	b15 to b8
		16 bits	2n + 1	b7 to b0	XXXXX
		\mathcal{O}	2n+2	XXXXX	b15 to b8
32 bits	2n + 0	8 bits	2n+0	xxxxx	b7 to b0
	(Even humber)		2n + 1	xxxxx	b15 to b8
		(2n + 2	xxxxx	b23 to b16
			2n + 3	xxxxx	b31 to b24
		16 bits	2n + 0	b15 to b8	b7 to b0
			2n + 2	b31 to b24	b23 to b16
	20+1	8 bits	2n + 1	xxxxx	b7 to b0
$\langle \cdot \rangle$	(Odd number)		2n + 2	xxxxx	b15 to b8
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	\nearrow	\sim	2n + 3	xxxxx	b23 to b16
			2n + 4	xxxxx	b31 to b24
		16 bits	2n + 1	b7 to b0	xxxxx
			2n + 2	b23 to b16	b15 to b8
	\rightarrow (()		2n + 4	XXXXX	b31 to b24

"xxxxx" indicates that the input data from these bits are ignored during a read. During a write, indicates that the bus for these bits goes to high-impedance; also, that the write strobe signal for the bus remains inactive.

(3) Wait control

Bits 0 to 2 (<B0W0:2>, <B1W0:2>, <B2W0:2>, <B3W0:2>, <BEXW0:2>) of a chip select/wait control register specify the number of waits that are to be inserted when the corresponding memory area is accessed.

The following types of wait operation can be specified using these bits. Bit settings other than those listed in the table should not be made.

<bxw2:0></bxw2:0>	No. of Waits	Wait Operation
000	2 waits	Inserts a wait of 2 states, irrespective of the WAIT pin state.
001	1 wait	Inserts a wait of 1 state, irrespective of the WAIT pin state.
010	(1 + N) waits	Samples the state of the WAIT pin after inserting a wait of one state. If the WAIT pin is low, the waits continue and the bus cycle is extended until the pin goes high.
011	0 waits	Ends the bus cycle without a wait, regardless of the WAIT pin state.
100	Reserved	Invalid setting
101	3 waits	Inserts a wait of 3 state, irrespective of the WAIT pin state.
110	4 waits	Inserts a wait of 4 state, irrespective of the WAIT pin state.
111	8 waits	Inserts a wait of 8 state, irrespective of the WAIT pin state.

A Reset sets these bits to 000 (2 waits).

(4) Bus width and wait control for an area other than CSO to CS3

The chip select/wait control register BEXCS controls the bus width and number of waits when memory locations which are not in one of the four user-specified address areas (CS0 to CS3) are accessed. The BEXCS register settings are always enabled for areas other than CS0 to CS3.

(5) Selecting 16-Mbyte area/specified address area

Setting B2CS<B2M> (Bit6 of the chip select/wait control register for CS2) to 0 designates the 16 Mbyte area 000FE0H to 000FFFH, 003000H to FFFFFFH as the CS2 area. Setting B2CS<B2M> to 1 designates the address area specified by the start address register MSAR2 and the address mask register MAMR2 as CS2 (e.g., if B2CS<B2M> = 1, CS2 is specified in the same manner as CS0, CS1 and CS3 are).

A Reset clears this bit to 0, specifying CS2 as a 16-Mbytes address area.

(6) Procedure for setting chip select/wait control

When using the chip select/wait control function, set the registers in the following order:

1. Set the memory start address registers MSAR0 to MSAR3. Set the start addresses for CS0 to CS3.

- 2. Set the memory address mask registers MAMR0 to MAMR3. Set the sizes of CS0 to CS3.
- 3. Set the chip select/wait control registers B0CS to B3CS.

Set the chip select output waveform, data bus width, number of waits and master enable/disable status for $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$.

The CS0 to CS3 pins can also function as pins P60 to P63. To output a chip select signal using one of these pins, set the corresponding bit in the port 6 function register P6FC to 1.

If a CS0 to CS3 address is specified which is actually an internal UQ and RAM area address, the CPU accesses the internal address area and no chip select signal is output on any of the $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ pins.

Example:

In this example CS0 is set to be the 64 Kbyte area 010000H to 01FFFFH. The bus width is set to 16 bits and the number of waits is set to 07

MSAR0 = 01H Start address: 010000H

MAMR0 = 07HAddress area: 64 Kbytes

BOCS = 83H......ROM/SRAM, 16-bit data bus, 0 waits, CS0 area settings



3.6.3 Connecting External Memory

Figure 3.6.6 shows an example of how to connect external memory to the TMP91C016. In this example the ROM is connected using a 16-bit bus. The RAM and I/O are connected using an 8-bit bus.





Figure 3.6.6 Example of External Memory Connection
(ROM uses 16-bit bus; RAM and I/O use 8-bit bus.)

A Reset clears all bits of the port 6 control register P6CR and the port 6 function register P6FC to 0 and disables output of the CS signal. To output the CS signal, the appropriate bit



3.7 8-Bit Timers (TMRA)

The TMP91C016 features 4 channel (TMRA0 to TMRA3) built-in 8-bit timers.

These timers are paired into 2 modules: TMRA01 and TMRA23. Each module consists of 2 channels and can operate in any of the following 4 operating modes.

- 8-bit interval timer mode
- 16-bit interval timer mode
- 8-bit programmable square wave pulse generation output mode (PPG: Variable duty cycle with variable period)
- 8-bit pulse width modulation output mode (PWM: Variable duty cycle with constant period)

Figure 3.7.1 to Figure 3.7.2 show block diagrams for TMRA01 and TMRA23.

Each channel consists of an 8-bit up counter, an 8-bit comparator and an 8-bit timer register. In addition, a timer flip-flop and a prescaler are provided for each pair of channels.

The operation mode and timer flip-flops are controlled by 5 bytes registers SFRs (Special-function registers).

Each of the two modules (TMRA01 and TMRA23) can be operated independently. All modules operate in the same manner; hence only the operation of TMRA01 is explained here.


The contents of this chapter are as follows.


- 3.7.1 Block Diagrams
- 3.7.2 Operation of Each Circuit.
- 3.7.3 SFRs
- 3.7.4 Operation in Each Mode
 - (1) 8-bit timer mode
 - (2) 16-bit timer mode
 - (3) 8-bit PPG (Programmable pulse generation) output mode
 - (4) 8-bit RWM (Pulse width modulation) output mode
 - (5) Settings for each mode
 - (6) MELODY/ALARM circuit supply mode

Table 3.7.1 Registers and Pins for Each Module

	-	./	
	Module	TMRA01	TMRA23
J)	Input pin for external clock	None	None
	Output pin for timer	TA1OUT	TA3OUT
External	flip-flop	(Shared with P70)	No external
pin			terminal
	· \		(LCDC, MLD source
	~		clk use)
	Timer run register	TA01RUN (0100H)	TA23RUN (0108H)
	Timer register	TA0REG (0102H)	TA2REG (010AH)
SFR	Timer register	TA1REG (0103H)	TA3REG (010BH)
(Address)	Timer mode register	TA01MOD (0104H)	TA23MOD (010CH)
	Timer flip-flop control register	TA1FFCR (0105H)	TA3FFCR (010DH)

3.7.1 Block Diagrams





3.7.2 Operation of Each Circuit

(1) Prescaler

A 9-bit prescaler generates the input clock to TMRA01.

The " ϕ T0" as the input clock to pre-scaler is a clock divided by 4 which selected using the prescaler clock selection register SYSCR0<PRCK1:0>.

The prescaler's operation can be controlled using TA01RUN<TA01PRUN> in the timer control register. Setting <TA0PRUN> to 1 starts the count; setting <TA0PRUN> to 0 clears the prescaler to "0" and stops operation. Table 3.7.2 shows the various pre-scaler output clock resolutions.

Table 3.7.2 Prescaler Output Clock Resolution

at fc = 27 MHz, fs = 32.768 kHz

System Clock Selection SYSCR1 <sysck></sysck>	Prescaler Clock Selection SYSCR0 <prck1:0></prck1:0>	Gear Value SYSCR1 <gear2:0></gear2:0>	Prescaler	Output Clock Resolution 4
1 (fs)		XXX	2 ³ /fs (244 μs) 2 ⁵ /fs (97	77 μs) 2 ⁷ /fs (3.9 μs) 2 ¹¹ /fs (62.5 μs)
	00 (f _{FPH})	000 (fc)	2 ³ /fc (0.3 µs) 2 ⁵ /fc (1.	
		001 (fc/2)	2 ⁴ /fc (0.6 μs) 2 ⁶ /fc (2.4)	4 μ s) $2^{8}/fc$ (9.5 μ s) $2^{12}/fc$ (151.7 μ s)
		010 (fc/4)	$2^{5}/\text{fc} (1.2 \mu\text{s})$ $2^{7}/\text{fc} (4.1)$	7 μs) 2 ⁹ /fc (19.0 μs) 2 ¹³ /fc (303.4 μs)
0 (fc)		011 (fc/8)	2 ⁶ /fc (2.4 μs) 2 ⁸ /fc (9.	5 μs) 2 ¹⁰ /fc (37.9 μs) 2 ¹⁴ /fc (606.8μs)
		100 (fc/16)	2 ⁷ /fc (4.7 μs) 2 ⁹ /fe (19	0.0 μs) 2 ¹¹ /fc (75.9 μs) 2 ¹⁵ /fc (1214 μs)
	10 (fc/16 clock)	XXX	2 ⁷ /fc (4.7 μs) 2 ⁹ /fc (19	2.0 μs) 2 ¹¹ /fc (75.9 μs) 2 ¹⁵ /fc (1214 μs)

xxx: Don't care

(2) Up counters (U¢Ø and UC1)

These are 8-bit binary counters which count up the input clock pulses for the clock specified by TA01MOD.

The input clock for UC0 is selectable and can be either the external clock input via the TA0IN pin or one of the three internal clocks $\phi T1$, $\phi T4$ or $\phi T16$. The clock setting is specified by the value set in TA01MOD TA01CLK1:0>.

The input clock for UCI depends on the operation mode. In 16-bit timer mode, the overflow output from UCO is used as the input clock. In any mode other than 16-bit timer mode, the input clock is selectable and can either be one of the internal clocks \$\psi T1\$, \$\psi T16\$ or \$\psi T256\$, or the comparator output (The match detection signal) from TMRAO.

For each interval timer the timer operation control register bits TA01RUN<TA0RUN> and TA01RUN<TA1RUN> can be used to stop and clear the up-counters and to control their count. A reset clears both up counters, stopping the timers.

(3) Timer registers (TA0REG and TA1REG)

These are 8-bit registers which can be used to set a time interval. When the value set in the timer register TA0REG or TA1REG matches the value in the corresponding up counter, the comparator match detect signal goes active. If the value set in the timer register is 00H, the signal goes active when the up counter overflows.

The TAOREG are double buffer structure, each of which makes a pair with register buffer.

The setting of the bit TA01RUN<TA0RDE> determines whether TA0REG's double buffer structure is enabled or disabled. It is disabled if $\langle TA0RDE \rangle = 0$ and enabled if $\langle TA0RDE \rangle = 1$.

When the double buffer is enabled, data is transferred from the register buffer to the timer register when a 2ⁿ overflow occurs in PWM mode, or at the start of the PPG cycle in PPG mode. Hence the double buffer cannot be used in timer mode.

A Reset initializes <TAORDE> to 0, disabling the double buffer, To use the double buffer, write data to the timer register, set <TAORDE> to 1, and write the following data to the register buffer. Figure 3.7.3 show the configuration of TAOREG.




Figure 3.7.3 Configuration of TA0REG

Note: The same memory address is allocated to the timer register and the register buffer. When <TA0RDE> = 0, the same value is written to the register buffer and the timer register; when <TA0RDE> = 1, only the register buffer is written to.

The address of each timer register is as follows.

TA0REG: 000102H TA1REG: 000103H

TA2REG: 00010AH TA3REG: 00010BH

All these registers are write only and cannot be read.

(4) Comparator (CP0)

The comparator compares the value in an up counter with the value set in a timer register. If they match, the up counter is cleared to "0" and an interrupt signal (INTTA0 or INTTA1) is generated. If timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

(5) Timer flip-flop (TA1FF)

The timer flip-flop (TA1FF) is a flip-flop inverted by the match detects signal (8-bit comparator output) of each interval timer.

Whether inversion is enabled or disabled is determined by the setting of the bit TA1FFCR<TA1FFIE> in the timer flip-flop control register.

A reset clears the value of TA1FF1 to "0".

Writing 01 or 10 to TA1FFCR<TA1FFC1:0>sets TA1FF to 0 or 1. Writing 00 to these bits inverts the value of TA1FF (This is known as software inversion).

The TA1FF signal is output via the TA1OUT pin (Concurrent with P70). When this pin is used as the timer output, the timer flip flop should be set beforehand using the port B function register PBCR, PBFC.


Note: When the double buffer is enabled for an 8-bit timer in PWM or PPG mode, caution is required as explained below.

If new data is written to the register buffer immediately before an overflow occurs by a match between the timer register value and the up-counter value, the timer flip-flop may output an unexpected value.

For this reason, make sure that in PWM mode new data is written to the register buffer by six cycles (f_{SYS} × 6) before the next overflow occurs by using an overflow interrupt. In the case of using PPG mode, make sure that new data is written to the register buffer by six cycles before the next cycle compare match occurs by using a cycle compare


Example when using PWM mode

match interrupt/



3.7.3 SFRs


TMRA01 Run Register



TMRA01 Mode Register

				TIVITAU	i wode itegi	3101				
		7	6	5	4	3	2	1	0	
A01MOD	Bit symbol	TA01M1	TA01M0	PWM01	PWM00	TA1CLK1	TA1CLK0	TA0CLK1	TA0CLK0	
)104H)	Read/Write	RW								
	After reset	0	0	0	0	0	0	0	0	
	Function	Operation n	node	PWM cycle		Source clock	for TMRA1	Source clock	for TMRA0	
		00: 8-bit tim	ner mode	00: Reserve	ed	00: TA0TR0	3	00: TAOIN	ajc	
		01: 16-bit ti	mer mode	01: 2 ⁶		01: ¢T1		01:411	/	
		10: 8-bit PP	G mode	10: 2 ⁷		10: φT16	10: φT16			
		11: 8-bit PV	VM mode	11: 2 ⁸		11: φT256 <		11: ♦T16		
				ı			7//			
		L	•	1		L	(
) .		
						.((1			
					→	TMRA0 sour			1/ />	
						00 TAQIN (External input)				
						01/ \phiT1 (Prescaler)				
						11 oT16 (Prescaler)				
						TMRA1 sour	rce clock sel	ection	> <u> </u>	
					4	TA01MOD <ta01m1:0> # 01 TA01MOD<ta01m1:0></ta01m1:0></ta01m1:0>				
					~///	00 Comparator Overflow output from TMRA0 TMRA0				
				\int ($// \vee$	01 \(\psi \)T1				
						10 φT1	(' /			
				4	\rightarrow	/1/1 øT2		(16-b	it timer mode)	
					>	PWM cycle s				
			(•					
						00 Reserved 01 2 ⁶ × clock source				
				\wedge			clock sourc			
))	_	11 2 ⁸ × clock source				
		/			~ / /					
			(// 1			TMRA01 ope				
			(\bigcirc)		\bigcap_{Λ}		8-bit timers	i		
	/,	/) _			(01 16-bit timer				
						10 8-bit PPG 11 8-bit PWM (TMRA0), 8-bit timer (TMRA1)				
					7/	11 8-bi	it PWM (TMF	RAU) , 8-bit ti	mer (TMRA1)	
					/					
	$\langle \rangle \rangle$									
	3/	\mathcal{N}	/15	: 2.7.F) . TMD 4 D	:				
			\(\bar{P}\)	igure 3.7.5	IMRAR	egisters				
^			(1)							
		$\langle \rangle$		\						
			> \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	/						
		7/								
		*								
	~		~							

TMRA23 Mode Register



TMRA1 Flip-Flop Control Register

				TMRA1 Flip	-Flop Control	Register					
		7	6	5	4	3	2	1	0		
TA1FFCR	Bit symbol					TA1FFC1	TA1FFC0	TA1FFIE	TA1FFIS		
0105H)	Read/Write						/W				
	After reset					1	1	0	0		
	Function					00: Invert T	A1FF	TA1FF	TA1FF		
ead- iodify-						01: Set TA	1FF	Control for	Inversion		
rite						10: Clear T		inversion	select		
structions						11: Don't ca	are (0: Disable	0: TMRA0		
re rohibited.						\ \ \	// /v	1: Enable	1: TMRA1		
TOTHIDITOG.											
						(In	verse signal	for timer flon	-flop 1 (TA1EF		
						//E	Oon't care exc	cept in 8-bit t	imer mode)		
							0 Invers	ion by TMR	A0		
								ion by TMR			
						\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	version of TA	1FE	U/))		
						\\\ ´	0 Disab				
						\ \ \	1 Enabl	/ -	}		
						\triangleright \vdash					
						, <u>└</u>	ontrol of TA1				
								the value o	of IA1FF		
				\mathcal{A}				TA1FF to 1 TA1FF to 0	<u> </u>		
							11 Don't)		
					\Diamond))	care			
				$((\))$			\searrow //				
				,		^					
				\wedge							
			_ _	iguro 2.7	7 TMRA	Rogietore					
		/		igare 3.7.	/ HVIKA	registers					
			(//)			₹					
				^	(7/	١					
					(
		~ <									
			<		<u> </u>						
	^ ^	~									
					>						
		\mathcal{I}		>	•						
			M	\							
		\wedge									
	7/	(()	$\langle () \rangle$)							
	/	>.		/							
		\									
	\supset		\vee								

TMRA3 Flip-Flop Control Register

ODH) Read/Write After reset 1 1 0 0 Function O0: Invert TA3FF O1: Set TA3FF Oontrol for inversion 10: Clear TA3FF 11: Don't care O: Disable O: TMRA2 1: Enable 1: TMRA3					I MRA3 FIIP-	Flob Control	Register			
Bit symbol Read/Write After reset Function Bit symbol Read/Write After reset Function TA3FFC TA3FF T			7	6	5	4	3	2	1	0
Read/Write After reset Function Read/Write After reset Function O: Invert TA3FF O: Set TA3FF O: Control for Inversion select 11: Don't care O: Disable 1: TMRA3 Inversion by TMRA2 1 Inversion of TA3FF O Disable 1 I	A3FFCR	Bit symbol								—
After reset Function After reset Function After reset Function After reset Function O: Invert TA3FF Ot: Set TA3FF Ot: Clear TA3FF Ot: Clea	010DH)									
Function Function O0: Invert TA3FF O1: Set TA3FF O1: Set TA3FF O1: Clear TA3FF O1: Disable O1: TMRA2 O1: Disable O1: TMRA3 Inversion by TMRA2 O1: Inversion by TMRA3 Inversion of TA3FF O1: Disable O1: TMRA3 O2: TMRA3 O3: Inversion by TMRA3 O4: Inversion by TMRA3 O5: Inversion by TMRA3 O6: Inversion by TMRA3 O7: Inversion	j									
ontrol for inversion select 10: Set TA3FF 10: Clear TA3FF 10: Clear TA3FF 11: Don't care 11: Don't care 11: Don't care 11: Don't care except in 8-bit timet mode) 11: Inversion by TMRA2 11: Inversion of TA3FF 11: Don't care except in 8-bit timet mode) 12: TMRA3 13: Inversion by TMRA2 14: Enabled 15: Enabled 16: Enabled 16: Enabled 16: Enabled 17: Enabled 17: Enabled 18: Enable	Î						00: Invert T	A3FF		TA3FF
Inversion by TMRA3 Inversion of TA3FF O Disable I Inversion by TMRA2 I Inversion by TMRA3 Inversion of TA3FF O Disabled I Enable Control-of-TA3FF O Inversion of TA3FF O Disabled I Inversion of TA3FF I	ead-									
Inverse signal for timer flip-flop 3 (TA3FF) Don't care except in 8-bit timer mode) O Inversion by TMRA2 1 Inversion of TA3FF O Disable 1 Inversion of TA3FF O Disable 1 Enabled Control-of-TA3FF O1 Sets TA3FF to 1 10 Clears TA3FF to 0 11 Don't care	odify-						10: Clear T	A3FF	inversion	select
Inverse signal for timer flip-flop 3 (TA3FF) Don't care except in 8-bit timer mode) O Inversion by TMRA2 1 Inversion by TMRA3 Inversion of TA3FF O Disabled 1 Enabled Control of TA3FF O1 Sets TA3FF to 1 10 Clears TA3FF to 0 11 Don't care	rite structions						11: Don't ca	are (0: TMRA2
Inverse signal for timer flip-flop 3 (TA3FF) (Don't care except in 8-bit timer mode) 0 Inversion by TMRA2 1 Inversion by TMRA3 Inversion of TA3FF 0 Disabled 1 Enabled 1 Enabled 1 Control of TA3FF 01 Sets TA3FF to 1 10 Clears TA3FF to 0 11 Don't care	е						<		1: Enable	1: TMRA3
Don't care except in 8-bit timer mode) 0. Inversion by TMRA2 1. Inversion by TMRA3 Inversion of TA3FF 0. Disabled 1. Enabled Control of TA3FF 00. Inverts the value of TA3FF 01. Sets TA3FF to 1 10. Clears TA3FF to 0 11. Don't care	ohibited.							2//		
Don't care except in 8-bit timer mode) 0. Inversion by TMRA2 1. Inversion by TMRA3 Inversion of TA3FF 0. Disabled 1. Enabled Control of TA3FF 00. Inverts the value of TA3FF 01. Sets TA3FF to 1 10. Clears TA3FF to 0 11. Don't care								(<u> </u>	
Don't care except in 8-bit timer mode) 0. Inversion by TMRA2 1. Inversion by TMRA3 Inversion of TA3FF 0. Disabled 1. Enabled Control of TA3FF 00. Inverts the value of TA3FF 01. Sets TA3FF to 1 10. Clears TA3FF to 0 11. Don't care										
Don't care except in 8-bit timer mode) 0. Inversion by TMRA2 1. Inversion by TMRA3 Inversion of TA3FF 0. Disabled 1. Enabled Control of TA3FF 00. Inverts the value of TA3FF 01. Sets TA3FF to 1 10. Clears TA3FF to 0 11. Don't care										L CONSERV
0 Inversion by TMRA2 1 Inversion by TMRA3 Inversion of TA3FF 0 Disabled 1 Enabled Control of TA3FF 00 Inverts the value of TA3FF 01 Sets TA3FF to 1 10 Clears TA3FF to 0 11 Don't care							\ \frac{\lambda}{\lambda}\lambda	/erse signal f on't care exc	or timer flip-f ent in 8-bit fi	mer mode)
1 Inversion by TMRA3 Inversion of TA3FF 0 Disabled 1 Enabled Control of TA3FF 00 Inverts the value of TA3FF 01 Sets TA3FF to 1 10 Clears TA3FF to 0 11 Don't care									- 17	
Inversion of TA3FF O Disabled 1 Enabled Control of TA3FF OO Inverts the value of TA3FF O1 Sets TA3FF to 1 10 Clears TA3FF to 0 11 Don't care										
O Disabled 1 Enabled Control of TA3FF OO Inverts the value of TA3FF O1 Sets TA3FF to 1 10 Clears TA3FF to 0 11 Don't care										<i>U</i> n)
Control of TA3FF OO Inverts the value of TA3FF O1 Sets TA3FF to 1 10 Clears TA3FF to 0 11 Don't care										70/
Control of TA3FF 00 Inverts the value of TA3FF 01 Sets TA3FF to 1 10 Clears TA3FF to 0 11 Don't care								/)
00 Inverts the value of TA3FF 01 Sets TA3FF to 1 10 Clears TA3FF to 0 11 Don't care						4(/	\Diamond			
01 Sets TA3FF to 1 10 Clears TA3FF to 0 11 Don't care							└	Control of TA	3FF	
10 Clears TA3FF to 0 11 Don't care					_(//		\ \ / / /	1 1	
11 Don't care									/	
						\searrow				0
Figure 3.7.8 TMRA Régisters						\supset		11 Dor	i't care	
Figure 3.7.8 TMRA Régisters				(\//		
Figure 3.7.8 TMRA Régisters								<u>'</u>		
				(F	igure 3.7.8	3 TMRAR	egisters			
))					
			/							
							7/			
		/				(0)	~			
						$(\vee/)$				
			\sim							
				<		7/				
			\vee							
		$\langle \cdot \rangle$				>				
			\mathcal{N}	\wedge		/				
				λ (
	\wedge			(,)						
			_		\rightarrow					
				(()')					
				\rightarrow	/					
			\\\\							
		>								

				Ti	mer register							
		7	6	5	4	3	2	1	0			
TA0REG	bit Symbol					=						
(0102H)	Read/Write					W						
	After reset				Und	defined						
TA1REG	bit Symbol		- (()>									
(0103H)	Read/Write					W			<u>) </u>			
	After reset				Und	defined	(7/^				
TA2REG (010AH)	bit Symbol					_	(///	$\langle \rangle \rangle$				
(UTUAH)	Read/Write					W		$\overline{}$				
T	After reset				Und	defined	(\				
TA3REG (010BH)	bit Symbol					<u> </u>	\sim					
(0.02)	Read/Write After reset					W defined						
								^	4			
	Note	: The avobe				write instructi	on.					
				Figure 3.7.	.9 TMRA I	Registers) <	> (C				
							/		(2/)/			
					7				, 🕓			
					7		(~			
						>	(0)	\rangle				
							$\langle \langle \langle \langle \langle \rangle \rangle \rangle$))				
				4								
					~		\ //					
							\ \					
))	_							
		,										
						7/						
	/				(0)	\						
					$(\vee/)$							
		\sim				/						
					7/							
		\sim	,									
					>							
		\bigcirc	^	>	~							
			N									
		\wedge		\backslash								
	7/	(()	\sim ())								
		>,		/								
		\										

3.7.4 Operation in Each Mode

(1) 8-bit timer mode

Both TMRA0 and TMRA1 can be used independently as 8-bit interval timers.

Setting its function or counter data for TMRA0 and TMRA1 after stop these registers.

a. Generating interrupts at a fixed interval (Using TMRAI)

To generate interrupts at constant intervals using TMRA1 (INTTA1), first stop TMRA1 then set the operation mode, input clock and a cycle to TA01MOD and TA1REG register, respectively. Then, enable the interrupt INTTA1 and start TMRA1 counting.

Example: To generate an INTTA1 interrupt every 12 µs at fc = 27 MHz, set each register as follows:

```
* Clock state
                                                      Clock gear
             MSB
                                          LSB
                                 3
                                     2
                                         1
TA01RUN
                                         0
                                                        Stop TMRA1 and clear it to 0.
                                                        Select 8-bit timer mode and select φT1 (0.3 μs at fc = 27
TA01MOD
                             Χ
                                     0
                                                        MHz) as the input clock.
                                                        Set TA1REG to 12 \mus ÷ \phiT1 = 40 = 28H
TA1REG
                             0
INTETA01
                         0
                                                        Enable INTTA1 and set it to level 5.
TA01RUN
                                                        Start TMRA1 counting.
                     X X
```

Select the input clock using Table 3.7.2.

Note: The input clocks for TMRA0 and TMRA1 are different from as follows.

TMRA0: TAOIN input, \$11, \$14 or \$116


X: Don't care, -: No change

TMRA1: Match output of TMRA0, \$\phi T1, \$\phi T16, \$\phi T256

b. Generating a 50% duty ratio square wave pulse

The state of the timer flip-flop (TA1FF) is inverted at constant intervals and its status output via the timer output pin (TA1OUT).

Example: To output a 1.8- μ s square wave pulse from the TA1QUT pin at fc = 27 MHz, use the following procedure to make the appropriate register settings. This example uses TMRA1; however, either TMRA0 or TMRA1 may be used.



c. Making TMRA1 count up on the match signal from the TMRA0 comparator Select 8-bit timer mode and set the comparator output from TMRA0 to be the input clock to TMRA1.




Figure 3.7.11 TMRA1 Count Up on Signal from TMRA0



(2) 16-bit timer mode

A 16-bit interval timer is configured by pairing the two 8-bit timers TMRA0 and TMRA1.

To make a 16-bit interval timer in which TMRA0 and TMRA1 are cascaded together, set TA01MOD<TA01M1:0> to "01".

In 16-bit timer mode, the overflow output from TMRA0 is used as the input clock for TMRA1, regardless of the value set in TA01MOD<TA01CLK1;0>. Table 3.7.2 shows the relationship between the timer (Interrupt) cycle and the input clock selection.

LSB 8-bit set to TAOREG and MSB 8-bit is for TAIREG. Please keep setting TAOREG first because setting data for TAOREG inhibit its compare function and setting data for TA1REG permit it.

Example: To generate an INTTA1 interrupt every 0.3 [s] at fc = 27 MHz, set the timer registers TA0REG and TA1REG as follows:

* Clock state

Clock gear:

1/1

If ϕ T16 (=(2⁷/fc) s @ 27 MHz) is used as the input clock for counting, set the following value in the registers:

 $0.3 \text{ s} \div (2^7/\text{fc}) \text{ s} = 62500 = \text{F424H}$

(e.g., set TA1REG to F4H and TA0REG to 24H).

As a result, INTTA1 interrupt can be generated every 0.29[s].

The comparator match signal is output from TMRAO each time the up counter UC0 matches TAOREG, though the up counter UC0 is not be cleared and also INTTAO is not generated.

In the case of the TMRA1 comparator, the match detect signal is output on each comparator pulse on which the values in the up counter UC1 and TA1REG match. When the match detect signal is output simultaneously from both the comparators TMRA0 and TMRA1, the up counters UC0 and UC1 are cleared to 0 and the interrupt INTTA1 is generated. Also, if inversion is enabled, the value of the timer flip-flop TA1FF is inverted.

Example: When TA1REG = 04H and TA0REG = 80H





Figure 3.7.12 Timer Output by 16-Bit Timer Mode

(3) 8-bit PPG (Programmable pulse generation) output mode

Square wave pulses can be generated at any frequency and duty ratio by TMRA0. The output pulses may be active-low or active-high. In this mode TMRA1 cannot be used.



In this mode, a programmable square wave is generated by inverting the timer output each time the 8-bit up counter (UCO) matches the value in one of the timer registers TA0REG or TA1REG.

The value set in TA0REG must be smaller than the value set in TA1REG.

Although the up counter for TMRA1 (UC1) is not used in this mode, TA01RUN<TA1RUN> should be set to 1, so that UC1 is set for counting.

Figure 3.7.14 shows a block diagram representing this mode.




Figure 3.7.14 Block Diagram of 8-Bit RPG Output Mode

If the TAOREG double buffer is enabled in this mode, the value of the register buffer will be shifted into TAOREG each time TAIREG matches UCO.

Use of the double buffer facilitates the handling of low-duty waves (when duty is varied).




Figure 3.7.15 Operation of Register Buffer

Example: To generate 1/4-duty 50-kHz pulses (at fc = 27 MHz): * Clock state Clock gear: Calculate the value which should be set in the timer register. To obtain a frequency of 50 kHz, the pulse cycle t should be: t = 1/50 kHz = 20 μ s $\phi T1 = (2^3/\text{fc}) \text{ s (at } 27 \text{ MHz)};$ $20 \mu s/(2^3/fc) s \approx 67$ Therefore set TA1REG to 67 (43H) The duty is to be set to 1/4: $t \times 1/4 = 20 \mu s \times 1/4 = 5 \mu s$ $5 \mu s/(2^3/fc) s \approx 17$ Therefore, set TAOREG = 17 = 11H. TA01RUN Stop TMRA0 and TMRA01 and clear it to 0. TA01MOD Set the 8-bit PPG mode, and select ot1 as input clock. TA0REG Write 11H TA1REG Write 43H Set TA1FF, enabling both inversion and the double buffer. TA1FFCR Writing 10 provides negative logic pulse. P7CR Set P70 as the TA1OUT pin. P7FC Start TMRA0 and TMRA01 counting. TA01RUN ХХ Χ X: Don't care, -: No change

(4) 8-bit PWM (Pulse width modulation) output mode

This mode is only valid for TMRA0. In this mode, a PWM pulse with the maximum resolution of 8 bits can be output.

When TMRA0 is used the PWM pulse is output on the TA1OUT pin. TMRA1 can also be used as an 8-bit timer.

The timer output is inverted when the up counter (UC0) matches the value set in the timer register TA0REG or when 2^n counter overflow occurs (n = 6, 7 or 8 as specified by TA01MOD<PWM01:00>). The up counter UC0 is cleared when 2^n counter overflow occurs.

The following conditions must be satisfied before this PWM mode can be used.





Figure 3.7.16 8-Bit PWM Waveforms

Figure 3.7.17 shows a block diagram representing this mode.



In this mode, the value of the register buffer will be shifted into TAOREG if 2ⁿ overflow is detected when the TAOREG double buffer is enabled.

Use of the double buffer facilitates the handling of low duty ratio waves.




Table 3.7.3 PWM Cycle

at fc = 27MHz, fs = 32.768 kHz

Select System	Select Prescaler					Р	WM Cycl	e			
Clock	Clock	Gear Value <gear2:0></gear2:0>		2 ⁶			27			2 ⁸	
<sysck></sysck>	<prck1:0></prck1:0>	(OL/11(2.0)	φΤ1	φΤ4	φT16	φT1	φΤ4	φ T 16	фТ4	φΤ4	φT16
1 (fs)		XXX	15.6 ms	62.5 ms	250 ms	31.3 ms	125 ms	500 ms	62.5 ms	250 ms	1000 ms
		000 (fc)	19.0 μs	76 μs	303 μs	37.9 μs	152 μs (607 µs	76 μs	303 μs	1214 μs
	00	001 (fc/2)	37.9 μs	152 μs	607 μs	76 μs	303 μs	1214 µs/	152 μs	607 μs	2427 μs
	(f _{FPH})	010 (fc/4)	75.9 μs	303 μs	1214 μs	152 μs	607 μs	2427 μs	303 μs	1214 μs	4855 μs
0 (fc)	0 (fc)	011 (fc/8)	151.7 μs	607 μs	2427 μs	303 μs	1214 μs	48 55 μs	607 μs	2427 μs	9709 μs
		100 (fc/16)	303.4 μs	1214 μs	4855 μs	607 µs	2427 μs	9709 μs	1214 μs	4855 μs	19418 μs
	10 (fc/16 clock)	XXX	303.4 μs	1214 μs	4855 μs	607 µs	2427 μs	9709 μs	1214 µs	4855 µs	19418 μs

XXX: Don't care

(5) Settings for each mode

Table 3.7.4shows he SFR settings for each mode.

Table 3.7.4 Timer Mode Setting Registers

Register Name		TAOAN	MOD		TA1FFCR
<bit symbol=""></bit>	<ta01m1:0></ta01m1:0>	<pwm01:00></pwm01:00>	<ta1clk1:0></ta1clk1:0>	<taøclk1)0></taøclk1)0>	TA1FFIS
Function	Timer Mode	PWM Cycle	Upper Timer Input Clock	Lower Timer Input Clock	Timer F/F Invert Signal Select
8-bit timer × 2 channels	00		Lower timer match φT1, φT16, φT256 (00, Q1, 10, 11)	External clock \$11, \$14, \$116 (00, 01, 10, 11)	0: Lower timer output 1: Upper timer output
16-bit timer mode	01) -		External clock φT1, φT4, φT16 (00, 01, 10, 11)	-
8-bit PPG × 1 channel	10	- (<u>-</u>	External clock φT1, φT4, φT16 (00, 01, 10, 11)	-
8-bit PWM × 1 channel	11	2 ⁶ , 2 ⁷ , 2 ⁸ (01, 10, 11)	-	External clock φT1, φT4, φT16 (00, 01, 10, 11)	_
8-bit timer × 1 channel	11		φT1, φT16, φT256 (01, 10, 11)	-	Output disabled

(6) MELODY/ALARM circuit supply mode

This function can operate only TMRA3. It can use MELODY/ALARM souce clock TA3 clock generated by TMRA3. But this function is special mode, without low clock (XTIN, XTOUT), so keep the rule under below.

OPERATE

- 1. Clock generate by timer 3
- 2. Connect to LCDCLK (EMCCR4 <TA3MLDE>= 1)
- 3. Need setup time
- 4. MELODY/ALARM start to operate

STOP

- 1. MELODY/ALARM stop to operate
- 2. Clock supply cut off $\langle TA3MLD \rangle = 0$

				Timer Clk S	upply Mode I	Register			
		7	6	5	4	3	2 /		0
EMCCR4	Bit symbol							TA3MLDE	TA3LCDE
(00E7H)	Read/Write			\int_{0}^{π}				RAW	R/W
	After reset			7			+	() 0	0
	Function				,			MLD	LCDC
					\rightarrow			source clk	source clk
								0: 32 kHz	0: 32 kHz
					*			1: TA3	1: TA3
					\(\frac{\gamma}{\gamma}\)				

3.8 External Memory Extension Function (MMU)

This is MMU function which can expand program/data area to 105 Mbytes by having 4 local area.

Address pins to external memory are 2 extended address bus pins (EA24, EA25) and 5 extended chip select pins ($\overline{\text{CS2A}}$ to $\overline{\text{CS2E}}$) in addition to 24 address bus pins (A0 to A23) which are common specification of TLCS-900 family and 4 chip select pins ($\overline{\text{CS3}}$) output from CS/WAIT controller. And hook function protect program sedulity.

The feature and the recommendation setting method of two types are shown below. In addition, AH in the table is the value which number address 23 to 16 displayed as hex.


			\vee			
Purpose	Item	(A): For Standard Extended Memory	(B): For Many Kinds Class Extended Memory			
	Maximum memory size	2 Mbytes: common 2 + 14 Mbytes: bank (16 Mbytes × 1 pcs)				
Dragram DOM	Used local area, bank number	Local 2 (AH = C0 - DI	: 2 Mbytes × 7 banks)			
Program ROM	Setting CS/WAIT	Set up AH ≠ C0 - FF to CS2 <	Set up AH = 80 = FF to CS2			
	Used CS pin	CS2	C\$2A			
	Maximum memory size	64 Mbytes (64 Mbytes × 1 pcs)	64 Mbytes (16 Mbytes × 6 pcs)			
Data DOM	Used local area, bank number	Local 3 (AH = 80 – BF: 4 Mbytes × 16 banks)	Local 3 (AH = 80 – BF: 4 Mbytes × 16 banks)			
Data ROM	Setting CS/WAIT	Set up AH = 80 - BF to CS3	Set up AH = 80 - FF to CS2			
	Used $\overline{\text{CS}}$ pins $\overline{\text{CS3}}$, EA24, EA25		CS2B , CS2C CS2D , CS2E			
	Maximum memory size	2 Mbytes; common 1 + 14 Mb	ytes: bank (16 Mbytes × 1 pcs)			
Option program ROM	Used local area, bank number	Local 1 (AH = 40 - 5F: 2 Mbytes × 7 banks)				
Option program KOW	Setting CS/WAIT)	Set up AH = 40 - 7F to CS1				
	Used CS pin	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	<u>S1</u>			
	Maximum memory size	1 Mbyte: common + 7 Mbytes:	bank Mbyte (8 Mbytes × 1pcs)			
Data RAM	Used local area, bank number	Local 0 (AH = 10 – 1F: 1 Mbyte × 7 banks)				
(Available DRAM)	Setting CS/WAIT	Set up AH = 00 - 1F to CS0	Set up AH = 00 – 1F to CS3			
	Used CS pin	CS0 (Not available DRAM)	CS3 (Available DRAM)			
	Maximum memory size		1 Mbyte (1 Mbyte × 1 pcs)			
Extended memory 1	Used local area, bank number		None			
Exterided memory 1	Setting CS/WAIT		Set up AH = 20 – 2F to CS0			
·	Used CS pin		CS0			
	Maximum memory size	256 Kbytes (64 Kbytes × 4 pcs)				
Extended memory 2 (Direct address assigned	Used local area, bank number	None				
built-in type LCD driver	Setting CS/WAIT	-				
	Used CS pin	D1BSCP, D2BLP,	D3BFR, DLEBCD			
	Maximum memory size	1 Mbyte + 768 Kbytes	768 Kbytes			
Extended memory 3	Used local area, bank number	No	one			
Extended memory 3	Setting CS/WAIT					
	Used CS pin	No	one			


3.8.1 Recommendable Memory Map

The recommendation logic address memory map at the time of varieties extension memory correspondence is shown in Figure 3.8.1. And, a physical-address map is shown in Figure 3.8.2.

However, when memory area is less than 16 Mbytes and is not expanded, please refer to section of CS/WAIT controller. Setting of register in MMU is not necessary.

Since it is being fixed, the address of a local-area cannot be changed.





3.8.2 Operational Description

Set up bank value and bank use in bank setting-register of each local area of local register in common area. Moreover, in that case, a combination pin is set up and mapping is simultaneously set up by the CS/WAIT controller. When CPU outputs logical address of the local area, MMU outputs physical address to the outside address bus pin according to value of bank setting-register. Access of external memory becomes possible therefore.

		7	6	5	4	3	2 (771	0
LOCAL0	Bit symbol	L0E				Ĭ	LQEA22	L0 <u>E</u> A21	L0EA20
(350H)	Read/Write	R/W						_R/W	
	After reset	0					0	0	0
	Function	Bank for					Setting bar	nk number fo	r LOCAL0
		LOCAL0							
		0: Not use				2		is prohibited	~ 11
		1: Use					preten	d COMMON	9 area
LOCAL1	Bit symbol	L1E					√21EA23	L1EA22	L1EA21
(351H)	Read/Write	R/W					^	R/W()	
	After reset	0					0	0	//0))
	Function	Bank for						nk number fo	
		LOCAL1					/ 7	is prohibited	
		0: Not use			4	\supset	preten	d COMMON	1 area
		1: Use						\sim /	
LOCAL2	Bit symbol	L2E		+			L2EA23/	\L2EA22	L2EA21
(352H)	Read/Write	R/W					_ \) / R/W	
	After reset	0		74	12		0	0	0
	Function	Bank for					\ \ \ -	nk number fo	
		LOCAL2	(~		//	is prohibited	
		0: Disable	\				preten	d COMMON	2 area
	B: 1 1	1: Enable	$\sqrt{2}$		105100	\. o= 105	1.05404	105100	105400
LOCAL3 (353H)	Bit symbol	L3E	\overline{A}	A	L3EA26	L3EA25	L3EA24	L3EA23	L3EA22
(33311)	Read/Write	R/W		$\frac{1}{\sqrt{2}}$	R/W	Ř/W	R/W	R/W	R/W
	After reset	0	\nearrow		0	0	0 01100 to 011	0	0
	Function	Bank for	// 5)		01000 to 01 00000 to 00	. \	01100 to 011	1111: CS2E	
	/	LOCAL3			00100 to 00				
		0: Disable 1: Enable	/		00 100 10 00	111 6326	10000 to 111	I11: Sot prob	ihition
		N. Luapie	_/				10000 10 111	i i i. Set pioli	IDITION

Figure 3.8.3 MMU Control Register

Éxample program is as next page follows.




Figure 3.8.4 H/W Setting Example

At Figure 3.8.4, it shows example of connection TMP91C016 and some memories: Program ROM: MROM, 16 Mbytes, Data ROM: MROM, 64 Mbytes, Data RAM: SRAM, 8 Mbytes, Option ROM: Flash, 16 Mbytes. In case of 16-bit bus memory connection, it need to shift 1 bit address bus from TMP91C016 and 8-bit bus case, direct connection address bus from TMP91C016.

In that figure, logical address and physical address are shown. And each memory allot each chip select signal, RAM: $\overline{\text{CS0}}$, FLASH_ROM: $\overline{\text{CS1}}$, Program MROM: $\overline{\text{CS2}}$, Data MROM: $\overline{\text{CS3}}$. In case of this example, as Data MROM is 64 Mbytes, this MROM connect to EA24 and EA25.

If you want to use DRAM, it need to assign to CS3 DRAM.

At initial condition after reset, because TMP91C016 access from CS2 area, CS2 area allot to Program ROM. It can set free setting except Program ROM.

;Initial setting		
;CS0		
LD	(MSAR0), 00H	; Logical address area: 000000H to 1FFFFFH
LD	(MAMR0), 7FH	; Logical address size: 1 Mbyte
LD ;CS1	(B0CS), 81H	; Condition: 16 bits,1wait (8 Mbytes, SRAM)
,CS1 LD	(MSAR1), 40H	; Logical address area: 400000H to 7FFFFFH
	,	
LD	(MAMR1), FFH	; Logical address size: 4 Mbytes
LD	(B1CS), 80H	; Condition: 16 bits, 2 waits (16 Mbytes, Flash ROM)
;CS2		
LD	(MSAR2), C0H	; Logical address area: C00000H to FFFFFH
LD	(MAMR2), 7FH	; Logical address-size: 4 Mbytes
LD	(B2CS), C3H	; Condition: 16 bits, 0 waits (16 Mbytes, MROM)
;CS3		
LD	(MSAR3), 80H	; Logical address area: 800000H to BFFFFFH
LD	(MAMR3), 7FH	; Logical address size: 4 Mbytes
LD	(B3CS), 83H	; Condition: 16 bits, 3 waits (64 Mbytes, MROM)
;CSX	^(
LD	(BEXCS), 00H	; Other: 16 bits, 2 waits (Don't care)
;Port		
LD	(P6FC), 3FH	CS0 to CS3, EA24, EA25: Port 6 setting
LD	(P6FC2), C0H	; LDS, UDS: Port 6 setting
~		

Figure 3.8.5 Bank Operation S/W Example1

Secondly, it shows example of initial setting at Figure 3.8.5.

Because $\overline{\text{CS0}}$ connect to RAM: 16-bit bus, 8 Mbytes, it need to set 8-bit bus. At this example, it set 1 wait setting. In the same way $\overline{\text{CS1}}$ set to 16-bit bus and 2 waits, $\overline{\text{CS2}}$ set 16-bit bus and 3 waits.

By CS/WAIT controller, each chip selection signal's memory size, don't set actual connect memory size, need to set that logical address size: fitting to each local area. Actual physical address is set by each area's bank register setting.

CSEX setting of CS/WAIT controller is except above CS0 to CS3's setting. This program example isn't used CSEX setting.

Finally pin condition is set. Port 60 to 65 set to $\overline{\text{CS0}}$, $\overline{\text{CS1}}$, $\overline{\text{CS2}}$, $\overline{\text{CS3}}$, EA24, EA25 and $\overline{\text{UDS}}$, $\overline{\text{LDS}}$.

```
Bank operation
ORG
                                ; Program ROM: Start address at BANK0 OF LOCAL2
       000000H
                                 ; Program ROM: Start address at BANK1 of LOCAL2
ORG
       200000H
       400000H
                                ; Program ROM: Start address at BANK2 of LOCAL2
 ORG
 ORG
       600000H
                                ; Program ROM: Start address at BANK3 of LOCAL2
 ORG
       800000H
                                ; Program ROM: Start address at BANK4 of LOCAL2
ORG
       a00000H
                                ; Program ROM: Start address at BANK5 of LOCAL2
ORG
       c00000H
                                ; Program ROM: Start address at BANK6 of LOCAL2
 ORG
       E00000H
                                ; Program ROM: Start address at BANK7 (=\COMMON2) of LOCAL2
                                 ; Logical address E00000H to FFFFFH.
                                ; Physical address 0E00000H to 0FFFFFH
       LD
                (Local 3), 85H
                                ; LOCAL3 BANK5 set 14xxxxH
       LDW
                HL, (800000H)
                                ; Load data (5555H) form BANK5 (140000H: Physical address)
                                                                       of LOCAL3 (CS3)
       LD
                (Local 3), 88H
                                ; LOCAL3 BANK8 set 20xxxxH
                                ; Load data (AAAAH) form BANK8 (200000H: Physical address)
       LDW
                BC, (800000H)-
                                                                       of LOCAL3 (CS3)
ORG
       FFFFFFH
                                ; Program ROM: End address at BANK7 (= COMMON2) of LOCAL2
ORG
       0000000H
                                 Data ROM: Start address at BANKO of LOCAL3
ORG
       0400000H
                                 Data ROM: Start address at BANK1 of LOCAL3
ORG
       0800000H
                                 Data ROM: Start address at BANK2 of LOCAL3
ORG
       0C00000H
                                 Data ROM; Start address at BANK3 of LOCAL3
                                 Data ROM: Start address at BANK4 of LOCAL3
 ORG
       1000000H
 ORG
       1400000H
                                 Data ROM: Start address at BANK5 of LOCAL3
       dw
                5555H
ORG
       1800000H
                                 Data ROM: Start address at BANK6 of LOCAL3
ORG
        1C00000H
                                 Data ROM: Start address at BANK7 of LOCAL3
 ORG
       2000000H
                                 Data ROM: Start address at BANK8 of LOCAL3
                AAAAH
        dw
ORG
       2400000H
                                : Data ROM: Start address at BANK9 of LOCAL3
ORG
       2800000H
                                 Data ROM: Start address at BANK10 of LOCAL3
ORG
       2C00000H
                                 Data ROM: Start address at BANK11 of LOCAL3
 ORG
       3000000H
                                 Data ROM: Start address at BANK12 of LOCAL3
       3400000H
 ORG
                                 Data ROM; Start address at BANK13 of LOCAL3
ORG
       3800000H
                                 Data ROM: Start address at BANK14 of LOCAL3
ORG
       3C00000H
                                 Data ROM: Start address at BANK15 of LOCAL3
ORG
        3FFFFFFH
                                 Data ROM: End address at BANK15 of LOCAL3
```

Figure 3.8.6 Bank Operation S/W Example2

Here shows example of data access between one bank and other bank. Figure 3.8.6 is one software example. A dot line square area shows one memory and each dot line square shows $\overline{\text{CS2}}$'s program ROM and $\overline{\text{CS3}}$'s data ROM. Program start from E00000H address, firstly, write to bank register of Local 3 area upper 5 bit address of access point.

In case of this example, because most upper address bit of physical address is EA25, most upper address bit of bank register is meaningless. 4 bits of upper 5 bits address means 16 banks. After setting BANK5, accessing 800000H to BFFFFFH address: Logical LOCAL3 address, actually access to physical 1400000H to 1700000H address.

```
:Bank operation
ORG 000000H
                                : Program ROM: Start address at BANK0 OF LOCAL2
                                ; Program ROM: Start address at BANK1 of LOCAL2
ORG
       200000H
       NOP
                                ; Operation at BANK1 of LOCAL2
       JΡ
                E00100H
                                ; Jump to BANK7 (= COMMON2) of LOCAL2
ORG
       400000H
                                 ; Program ROM: Start address at BANK2 of LOCAL2
       600000H
                                ; Program ROM: Start address at BANK3 of LOCAL2
ORG
       NOP
                                ; Operation at BANK3 of LOCAL2
        JΡ
                E00200H
                                ; Jump to BANK7 (= COMMON2) of LOCAL2
 ORG
       800000H
                                ; Program ROM: Start address at BANK4 of LOCAL2
ORG
                                ; Program ROM: Start address at BANK5 of LOCAL2
       a00000H
ORG c00000H
                                ; Program ROM: Start address at BANK6 of LOCAL2
 !!!! Program Start !!!!
 ORG E00000H
                                ; Program ROM: Start address at BANK7 (= COMMON2) of LOCAL2
                                ; Logical address E00000H to FFFFFFH
                                ; Physical address 0E00000H.to 0FFFFFH
                                ; LOCAL2 BANK1 set 20xxxxH
       LD
                (Local 2), 81H
       JΡ
                C00000H
                                ; Jump to BANK1 (200000H: Physical address) of LOCAL
 ORG
       E00100H<del><</del>
                                ; LOCAL2 BANK3 set 60xxxxH
       LD
                (Local 2), 83H
       JΡ
                C00000H
                                ; Jump to BANK3 (600000H: Physical address) of LOCAL2
ORG E00200H €
                (Local 1), 84H
                                : LOCAL1 BANK4 set 80xxxxH
       LD
        JΡ
                400000H
                                ; Jump to BANK4 (800000H/ Physical address) of LOCAL1
 ORG FFFFFFH
                                 Program ROM: End address at BANK7(= COMMON2) of LOCAL2
  ORG
                                 Program ROM: Start address at BANK0 of LOCAL1
       000000H
                                 Program ROM: Start address at BANK1 of LOCAL1
ORG
       200000H
                                 Program ROM: Start address at BANK2 of LOCAL1
ORG
       400000H
       600000H
                                 Program ROM: Start address at BANK3 (= COMMON1) of LOCAL1
 ORG
       LD
                (Local 1), 87H
                                 LOCAL1 BANK7 set É0xxxxH
       JΡ
                400000H
                                 Jump to BANK7 (£00000H: Physical address) of LOCAL1
 ORG
       800000H
                                 Program ROM: Start address at BANK4 of LOCAL1
                                 Operation at BANK4 of LOCAL1
       NOP
       JΡ
               600000H
                                ; Jump to BANK3 (= COMMON1) of LOCAL1
 ORG
       a00000H
                                : Program ROM: Start address at BANK5 of LOCAL1
 ORG
       C00000Ph
                                ; Program ROM: Start address at BANK6 of LOCAL1
       E00000H
                                 Program ROM: Start address at BANK of LOCAL1
                                 LOCAL1 BANK0 set 00xxxxH
      → LĎ
                (Local 1), 80H
                400000H
                                 Jump to BANK0 (000000H: Physical address) of LOCAL1
                It's prohibit to set other bank setting in except common area
                                   Program run-away
ORG FFFFFFH
                                 Program ROM: End address at BANK7 of LOCAL1
```

Figure 3.8.7 Bank Operation S/W Exapmle 3

At Figure 3.8.7, it shows example of program jump.

In the same way with before example, two dot line squares show each $\overline{\text{CS2}}$'s program ROM and $\overline{\text{CS1}}$'s option ROM. Program start from E00000H common address, firstly, write to bank register of LOCAL2 area upper 3-bit address of jumping point.

After setting BANK1, jumping C00000H to DFFFFFH address: Logical LOCAL2 address, actually jump to physical 2000000H to 3FFFFFH address. When return to common area, it can only jump to E00000H to FFFFFFH without writing to bank register of LOCAL2 area.

By a way of setting of bank register, the setting that bank address and common address conflict with is possible. When two kinds or more logical addresses to show common area exist, management of bank is confused. We recommended not to use. The bank setting, bank address and common address conflict with.

When it jump to one memory from other different memory, it can set same as the last time setting. It needs to write to bank register of LOCALL area upper 3-bit address of jumping point. After setting BANK4, jumping 40,0000H to 5FFFFFH address: Logical LOCAL1 address, actually jump to physical 8000000H to 9FFFFFH address.

It is a mark paid attention to here, it needs to go by way of common area by all means when moves from a bank to a bank. In other words, it must write to bank register only in common area. And it is prohibit to write the bank register in bank area. If it modifies the bank register's data in bank area, program run away.




3.9 Serial Channels

TMP91C016 includes 2 serial I/O channels. We call each channels, one is SIO0 and another is SIO1. SIO0 channel can selected either UART mode (Asynchronous transmission) or IrDA mode (Infrared rays transmission). And SIO1 channel can selected either UART mode (Asynchronous transmission) or I/O interface mode (Synchronous transmission).

It start to explain about SIO1 channel functions: UART mode and I/O interface mode below.

• I/O interface mode — Mode 0: For transmitting and receiving I/O data using the synchronizing signal SCLK for extending I/O.



In mode 1 and mode 2 a parity bit can be added. Mode 3 has a wake-up function for making the master controller start slave controllers via a serial link (A multi-controller system).

Figure 3.9.2 and Figure 3.9.3 are block diagrams for each channel.


Serial channels 0 and 1 can be used independently. Both channels operate in the same fashion except for the following points at Table 3.9.1; hence only the operation of channel 1 is explained below.

Table 3.9.1 Differences between Channels 0 to 1

	Channel 0	Channel 1
Pin name	OPTIX0 (P71) OPTRX0 (P72)	TXD1 (PC3) RXD1 (PC4) CTST/SCLK1 (PC5)
I/O interface mode	No support	Support
IrDA mode	Support	No support


This chapter contains the following sections:


- 3.9.1 Block Diagrams
- 3.9.2 Operation of Each Circuit
- 3.9.3/ SFRs
- 3.9.4 Operation in Each Mode
- 3.9.5 Support for IrDA



3.9.1 Block Diagrams

Figure 3.9.2 is a block diagram representing serial channel 0.





3.9.2 Operation of Each Circuit

(1) Prescaler

There is a 6-bit prescaler for generating a clock to SIO0. The clock selected using SYSCR<PRCK1:0> is divided by 4 and input to the prescaler as ϕ T0. The prescaler can be run by selecting the baud rate generator as the serial transfer-clock.

Table 3.9.2 shows prescaler clock resolution into the baud rate generator.

Table 3.9.2 Prescaler Clock Resolution to Baud Rate Generator

Select System Clock	Select Prescaler Clock	Gear Value	Prescaler Output Clock Resolution				
<sysck></sysck>	<prck1:0></prck1:0>	<gear2:0></gear2:0>	фТ0	∳ T2	φΤ8	φТ32	
1 (fs)		XXX	2 ² (fs	2 ⁴ /fs	2 ⁶ /fs	2 ⁸ /fs	
	00 (f _{FPH}) 0 (fc)	000 (fc)	2²/fc	2 ⁴ /fc	2 ⁶ /fc	28/fc	
		001 (fc/2)	2 ³ /fc	2 ⁵ /fc	2 ⁷ /fc	2 ⁹ /fc>	
		010 (fc/4)	2⁴/fc	2 ⁶ /fc	28)fc	2 ¹⁰ /fc	
0 (fc)		011 (fc/8)	2 ⁵ /fc	2 ⁷ /fc	2 ⁹ /fc	2 ¹¹ /fc	
		100 (fc/16)	2 ⁶ /fc	28/fc/	2 ¹⁰ /fc	²¹² /fc	
	10 (fc/16 clock)	XXX	_	2 ⁸ /fc	2 ¹⁰ /fc	2 ¹² /fc	

X: Don't care, -: Cannot be used

The baud rate generator selects between 4 clock inputs: $\phi T0$, $\phi T2$, $\phi T8$, and $\phi T32$ among the prescaler outputs.

TOSHIBA

(2) Baud rate generator

The baud rate generator is a circuit, which generates transmission and receiving clocks, which determine the transfer rate of the serial channels.

The input clock to the baud rate generator, $\phi T0$, $\phi T2$, $\phi T8$ or $\phi T32$, is generated by the 6-bit prescaler, which is shared by the timers. One of these input clocks is selected using the BR1CR<BR0CK1:0> field in the baud rate generator control register.

The baud rate generator includes a frequency divider, which divides the frequency by 1 or n + m/16 (n = 2 to 15, m = 0 to 15) to 16 values, determining the transfer rate.

The transfer rate is determined by the settings of BR1CR<BR1ADDE, BR1S3:0> and BR1ADD<BR1K3:0>.

- In UART mode
- (1) When BR1CR<BR1ADDE> = 0

The settings BR1ADD<BR1K3:0> are ignored. The baud rate generator divides the selected prescaler clock by N, which is set in BR1CK<BR1S3:0>. (N=1, 2, 3 ... 16)

(2) When BR1CR < BR1ADDE > = 1

The N + (16 - K)/16 division function is enabled. The band rate generator divides the selected prescaler clock by N + (16 - K)/16 using the value of N set in BR1CR<BR1S3:0> (N = 2, 3 ... 15) and the value of K set in BR1ADD<BR1K3:0> (K = 1, 2, 3 ... 15)

Note: If N = 1 or $N \neq 16$, the N + (16 - K)/16 division function is disabled. Set BR1CR<BR1ADDE> to 0.

• In I/O interface mode

The N + (16—K) 16 division function is not available in I/O interface mode. Set BR1CR<BR1ADDE> to 0 before dividing by N.

The method for calculating the transfer rate when the baud rate generator is used is explained below.

• In UART mode
Baud rate = Input clock of baud rate generator
Frequency divider for baud rate generator

• In I/O interface mode_

Baud rate = Input clock of baud rate generator ÷ 2

• Integer divider (N divider)

For example, when the source clock frequency (fc) = 12.288 MHz, the input clock frequency = ϕ T2 (fc/16), the frequency divider N (BR1CR<BR1S3:0>) = 5, and BR1CR<BR1ADDE> = 0, the baud rate in UART mode is as follows:

$$= \frac{\text{fc/16}}{5} \div 16$$

$$= 12.288 \times 10^6 \div 16 \div 5 \div 16 = 9600 \text{ (bps)}$$

Note: The N + (16 - K)/16 division function is disabled and setting BR1ADD<BR1K3:0> is invalid.

• N + (16 – K)/16 divider (UART mode only)

Accordingly, when the source clock frequency (fc) = 4.8 MHz, the input clock frequency = φT0, the frequency divider N (BR1CR<BR1S3:0>) = 7, K (BR1ADD<BR1K3:0>) = 3, and BR1CR<BR1ADDE>=1, the baud rate in UART Mode is as follows:

* Clock state Clock gear : 1/1

Baud rate = $\frac{\text{Input clock of baud rate generator}}{\text{Frequency divider for baud rate generator}} \div 16$

$$= 4.8 \times 10^{6} \div 4 \div (7 + \frac{13}{16}) \div 16 = 9600 \text{ (bps)}$$

Table 3.9.3 show examples of UART mode transfer rates.

Additionally, the external clock input is available in the serial clock. (Serial Channels 0, 1). The method for calculating the baud rate is explained below:

In UART mode

Baud rate = External clock input frequency ÷ 16

It is necessary to satisfy (External clock input cycle) ≥ 4/fc

• In I/O interface mode

Baud rate = External clock input frequency

It is necessary to satisfy (External clock input cycle) ≥ 16/fc



Table 3.9.3 Transfer Rate Selection (when baud rate generator Is used and BR1CR<BR1ADDE> = 0)

Unit (khns)

Input Clock fc [MHz] Frequency Divider \$\phi T0\$ \$\phi T2\$ \$\phi T8\$	
(set to BR1CR <br1s3:0>)</br1s3:0>	φТ32
9.830400 2 76.800 19.200 4.800 71.3	200
1 4 38.400 9.600 2.400 0.600 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	600
↑ 8 19.200 4,800 (1,200) 0.3	300
↑	150
12.288000 5 38.400 9.600 2.400 0.6	600
↑ A 19.200 4.800) 7:200 0.3	300
14.745600 2 115.200 28.800 7.200 1.8	800
↑ 3 76.800 19.200 4.800 14.80	200
↑ 6 38.400 9.600 2.400 0.600	600
↑ C 19.200 4.800 1.200 0.3	300
19.6608 1 307.200/ 76.800 (19.200() 4.8	800
↑	400))
↑ 4 (76.800 19.200 4.800 1.20	200/
↑ 8 38.400 9.600 2.400 0.6	600
↑ 10 (19:200 4.800 (1:200) 0.3	300
22.1184 3 115.200 28.800 7.200 1.8	800
24.576 1 384.000 96.000 / 24.000 6.0	000
192.000 48.000 12,000 3.0	000
↑ 4 96.000 24.000 6.000 1.5	500
↑ 5 76.800 19.200 4.800 1.3	200
↑ 8 48.000 12.000 3.000 0.1	750
↑ A 38.400 9.600 2.400 0.6	600
10 24,000 6.000 1.500 0.3	375

Note 1: Transfer rates in I/O interface mode are eight times faster than the values given above.

Note 2: The values in this table are calculated for when fc is selected as the system clock, the clock gear is set for fc 1 and the system clock is the pre-scaler clock input f_{FPH}.

Timer out clock (TAOTRG) can be used for source clock of UART mode only.

Calculation method the frequency of TAOTRG

Frequency of TA0TRG = Baud rate \times 16

Note 1: The TMRA0 match detect signal cannot be used as the transfer clock in I/O interface mode.

(3) Serial clock generation circuit

This circuit generates the basic clock for transmitting and receiving data.

In I/O interface mode

In SCLK output mode with the setting SC1CR<IOC> = 0, the basic clock is generated by dividing the output of the baud rate generator by 2, as described previously.

In SCLK input mode with the setting SC1CR<IOC> = 1, the rising edge or falling edge will be detected according to the setting of the SC1CR<SCLKS> register to generate the basic clock.

• In UART mode

The SC1MOD0<SC1:0> setting determines whether the baud rate generator clock, the internal system clock fsys, the match detect signal from timer TMRA0 or the external clock (SCLKO) is used to generate the basic clock SIOCLK.

(4) Receiving counter

The receiving counter is a 4-bit binary counter used in UART mode which counts up the pulses of the SIOCLK clock. It takes 16 SIOCLK pulses to receive 1-bit of data; each data bit is sampled three times – on the 7th, 8th and 9th clock cycles.

The value of the data bit is determined from these three samples using the majority rule.

For example, if the data bit is sampled respectively as 1, 0 and 1 on 7th, 8th and 9th clock cycles, the received data bit is taken to be 1. A data bit sampled as 0, 0 and 1 is taken to be 0.

(5) Receiving control

In I/O interface mode

In SCLK output mode with the setting SC1CR<IOC> = 0, the RXD1 signal is sampled on the rising or falling edge of the shift clock which is output on the SCLKOpin.

In SCLK input mode with the setting SC1CR<IOC> = 1, the RXD1 signal is sampled on the rising or falling edge of the SCLK1 input, according to the SC1CR<SCLKS> setting.

• In UART mode

The receiving control block has a circuit, which detects a start bit using the majority rule. Received bits are sampled three times; when two or more out of three samples are 0, the bit is recognized as the start bit and the receiving operation commences.

The values of the data bits that are received are also determined using the majority rule.

(6) The receiving buffers

To prevent overrun errors, the receiving buffers are arranged in a double-buffer structure.

Received data is stored one bit at a time in receiving buffer 1 (which is a shift register). When 7 or 8 bits of data have been stored in receiving buffer 1, the stored data is transferred to receiving buffer 2 (SC1BUF); this causes an INTRX0 interrupt to be generated. The CPU only reads receiving buffer 2 (SC1BUF). Even before the CPU reads receiving buffer 2 (SC1BUF), the received data can be stored in receiving buffer 1. However, unless receiving buffer 2 (SC1BUF) is read before all bits of the next data are received by receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of receiving buffer 1 will be lost, although the contents of receiving buffer 2 and SC1CR<RB8> will be preserved.

SC1CR<RB8> is used to store either the parity bit—added in 8-bit UART mode – or the most significant bit (MSB) – in 9-bit UART mode.

In 9-bit UART mode the wake-up function for the slave controller is enabled by setting SC1MOD0<WU> to 1; in this mode INTRX1 interrupts occur only when the value of SC1CR<RB8> is 1.

(7) Transmission counter

The transmission counter is a 4-bit binary counter which is used in UART mode and which, like the receiving counter, counts the SIOCLK clock pulses; a TXDCLK pulse is generated every 16 SIOCLK clock pulses.




Figure 3.9.4 Generation of the Transmission Clock

(8) Transmission controller

In I/O interface mode

In SCLK output mode with the setting SC1CR<IOC> = 0, the data in the transmission buffer is output one bit at a time to the TXD0 pin on the rising edge or falling edge of the shift clock which is output on the SCLK1 pin.

In SCLK input mode with the setting SC1CR<IOC> = 1, the data in the transmission buffer is output one bit at a time on the TXD1 pin on the rising or falling edge of the SCLK1 input, according to the SC1CR<SCLKS> setting.

◆ In UART mode/

When transmission data sent from the CPU is written to the transmission buffer, transmission starts on the rising edge of the next TXDCLK.

Handshake function

Use of CTS1 pin allows data can be sent in units of one frame; thus, overrun errors can be avoided. The handshake functions is enabled or disabled by the SC1MOD<CTSE> setting.

When the CTS1 pin goes high on completion of the current data send, data transmission is halted until the CTS1 pin goes low again. However, the INTTX1 interrupt is generated, it requests the next data send to the CPU. The next data is written in the transmission buffer and data sending is halted.

Though there is no \overline{RTS} pin, a handshake function can be easily configured by setting any port assigned to be the \overline{RTS} function. The \overline{RTS} should be output high to request send data halt after data receive is completed by software in the RXD interrupt routine.





Figure 3.9,5 Handshake Function



Note 1: If the CTS1 signal goes high during transmission, no more data will be sent after completion of the current transmission.

Note 2: Transmission starts on the first falling edge of the TXDCLK clock after the CTS1 signal has fallen.

Figure 3.9.6 CTS1 (Clear to send) Timing

(9) Transmission buffer

The transmission buffer (SC1BUF) shifts out and sends the transmission data written from the CPU form the least significant bit (LSB) in order. When all the bits are shifted out, the transmission buffer becomes empty and generates an INTTX1 interrupt.

(10) Parity control circuit

When SC1CR<PE> in the serial channel control register is set to 1, it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART mode or 8-bit UART mode. The SC1CR<EVEN> field in the serial channel control register allows either even or odd parity to be selected.

In the case of transmission, parity is automatically generated when data is written to the transmission buffer SC1BUF. The data is transmitted after the parity bit has been stored in SC1BUF<TB7> in 7-bit UART mode or in SC1MODO(TB8> in 8-bit UART mode. SC1CR<PE> and SC1CR<EVEN> must be set before the transmission data is written to the transmission buffer.

In the case of receiving, data is shifted into receiving buffer 1, and the parity is added after the data has been transferred to receiving buffer 2 (SC1BUF), and then compared with SC1BUF<RB7> in 7-bit UART mode or with SC1CR<RB8> in 8-bit UART mode. If they are not equal, a parity error is generated and the SC1CR<PERR> flag is set.

(11) Error flags

Three error flags are provided to increase the reliability of data reception.

1. Overrun error <OERR>

If all the bits of the next data item have been received in receiving buffer 1 while valid data still remains stored in receiving buffer 2 (SC1BUF), an overrun error is generated.

The below is a recommended flow when the overrun error is generated.

(INTRX interrupt routine)

- 1) Read receiving buffer
- 2) Read error flag
- 3) If $\langle OERR \rangle = 1$ then
 - a) Set to disable receiving (Write 0 to SC1MOD0<RXE>)
 - b) Wait to terminate current frame
 - c) Read receiving buffer
 - d) Read error flag
 - e) Set to enable receiving (Write 1 to SC1MOD0<RXE>)
 - f) Request to transmit again
- 4)> Other

2. Parity error <PERR>

The parity generated for the data shifted into receiving buffer 2 (SC1BUF) is compared with the parity bit received via the RXD pin. If they are not equal, a Parity error is generated.

3. Framing error <FERR>

The stop bit for the received data is sampled three times around the center. If the majority of the samples are 0, a framing error is generated.



(12) Timing generation

a. In UART mode

Receiving

Mode	9 Bits	8 Bits + Parity	8 Bits, 7 Bits + Parity, 7 Bits
Interrupt timing	Center of last bit (Bit8)	Center of last bit (Parity bit)	Center of stop bit
Framing error timing	Center of stop bit	Center of stop bit	Center of stop bit
Parity error timing	_	Center of last bit (Parity bit)	Center of stop bit
Overrun error timing	Center of last bit (Bit8)	Center of last bit (Parity bit)	Center of stop bit

Note: In 9-Bit and 8-Bit + parity mode, interrupts coincide with ninth bit pulse. Thus, when servicing the interrupt, it is necessary to wait for a 1-bit period (to allow the stop bit to be transferred9 to allow checking for a framing error.

Transmitting


Mode	9 Bits	8 Bits + Parity	8 Bits, 7 Bits + Parity, 7 Bits
Interrupt timing	Just before stop bit is transmitted	Just before stop bit is transmitted	Just before stop bit is transmitted


b. I/O interface

Transmission	SCLK output mode	Immediately after the last bit. (See Figure 3.9.19.)
interrupt timing SCLK input mo	SCLK input mode	Immediately after rise of last SCLK signal rising mode, or immediately after fall in falling mode. (See Figure 3.9.20.)
Receiving interrupt	SCLK output mode	Timing used to transfer received to data receive buffer 2 (SC1BUF) (e.g. immediately after last SCLK). (See Figure 3.9.21.)
timing	SCLK input mode	Timing used to transfer received data to receive buffer 2 (SC1BUF) (e.g. immediately after last SCLK). (See Figure 3.9.22.)

3.9.3 SFRs

								1		
		7	6	5	4	3	2	1	0	
SC0MOD0	Bit symbol	TB8	_	RXE	_	SM1	SM0 <	SC1	SC0	
(0202H)	Read/Write	Read/Write R/W								
	After reset	0	0	0	0	0	0	0	0	
	Function	Transfer	Always	Receive	Always	Serial trans	mission	Serial trans	mission	
		data bit8	write 0	function 0: Receive	write 0	mode			clock (UART) 00: TMRA0 trigger	
				disable		01: 7-bit U		01: Baud ra		
				1: Receive 10: 8-bit UART mode		genera				
				enable			1: 9-bit UART mode 10: Internal clock f _S		l clock f _{SYS}	
						11: IrDA clock				
	Serial transmission clock source (UA) O Timer TMRA0 match detect sign O1 Baud rate generator 10 Internal clock f _S y _S									
								etect signal		
								(
								<u> </u>		
11 IrDA clock										
Note: In IrDA mode, "baud-rate ge and "IrDA clock" can be sele									rate generator	
	When "IrDA clock" is selected.									
				4			ASKCTL	IRDACK1:0	> to f _{SYS} /5	
				4			clock. An	d in this sett Halit is set to	ing, when fc is o 115.2Kbps.	
					~ (/ /		5 115.2Nbp3.	
	Serial transmission mode									
		00 / Don't set								
					^	-	0,1	_	mode	
			(10 UART r	node 8-bit	mode	
						$\sqrt{1}$	11	9-bit	mode	
Receiving function										
0 Receive disable						disabled				
$\langle \rangle \rangle \sim \langle \langle \rangle \langle \rangle \rangle \langle \rangle \langle \rangle \langle \rangle \langle \rangle \langle \rangle $						ve enabled				
1 Neceive enabled										
→ Transmission data bit8										
	^ ^	~								
Figure 3.9.7 Serial Mode Control Register (SIO0, SC0MOD0)										
	/	>,<								
\	.7		V							






Note: As all error flags are cleared after reading do not test only a single bit with a bit-testing instruction.


Figure 3.9.9 Serial Control Register (SIO0, SC0CR)





Note: As all error flags are cleared after reading do not test only a single bit with a bit-testing instruction.

Figure 3.9.10 Serial Control Register (SIO1, SC1CR)



Note1: Availability of +(16-K)/16 division function


N	UART Mode	I/O Mode
2 to 15 ((((0))	×
1, 16		×

The baud rate generator can be set "1" in UART mode and disable +(16-K)/16 division function.Don't use in I/O interface mode.

Note2: Set BR0CR <BR0ADDE> to 1 after setting K (K = 1 to 15) to BR0ADD


BR0K3:0> when +(16-K)/16 division function is used. Writes to unused bits in the BR0ADD register do not affext operation, and undefined data is read from these unused bits.

Figure 3.9.11 Baud Rate Generator Control (SIO0, BR0CR, BR0ADD)



function is used. Writes to unused bits in the BR1ADD register do not affext operation, and undefined data is read from these unused bits.

Figure 3.9.12 Baud Rate Generator Control (SIO1, BR1CR, BR1ADD)




Note: Prohibit read modify write for SC0BUF.

Figure 3.9.13 Serial Transmission/Receiving Buffer Registers (SIQO, SC0BUF)

		7	6	5	4	3	2	1	0
SC0MOD1	Bit symbol	1280	FDPX0			F	}		
(0205H)	Read/Write	R/W	R/W				\int_{Λ}		
	After reset	0	0		7] [7	
	Function	IDLE2	Duplex						
		0: Stop	0: Half					77	>
		1: Run	1: Full			5)	\wedge (

Figure 3.9.14 Serial Mode Control Register 1 (SIO0, SC0MOD1)



Note: Prohibit read modify write for SC1BUF.

Figure 3.9.15 Serial Transmission/Receiving Buffer Registers (SIQ1/, SC1BUF)

		7	6	5	4	3	2	1	0
SC1MOD1	Bit symbol	12S1	FDPX1			4	<i></i>		
(020DH)	Read/Write	R/W	R/W				\int		
	After reset	0	0		7	7		4	
	Function	IDLE2	Duplex						
		0: Stop	0: Half					17 //	>
		1: Run	1: Full			5)	\wedge	())	

Figure 3.9.16 Serial Mode Control Register 1 (SIO1, SC1MOD1)

3.9.4 Operation in Each Mode

(1) Mode 0 (I/O interface mode)

This mode allows an increase in the number of I/O pins available for transmitting data to or receiving data from an external shift register.

This mode includes the SCLK output mode to output synchronous clock SCLK and SCLK input mode to input external synchronous clock SCLK.




Figure 3.9.17 SCLK Output Mode Connection Example




Figure 3.9.18 SCLK Input Mode Connection Example

a. Transmission

In SCLK output mode 8-bit data and a synchronous clock are output on the TXD1 and SCLK1 pins respectively each time the CPU writes the data to the transmission buffer. When all data is output, INTES1<ITX1C> will be set to generate the INTTX1 interrupt.




Figure 3.9.19 Transmitting Operation in I/O Interface Mode (SCLK1 output mode)

In SCLK input mode, 8-bit data is output on the TXD1 pin when the SCLK1 input becomes active after the data has been written to the transmission buffer by the CPU.

When all data is output, INTES1<ITX1C> will be set to generate INTTX1 interrupt.




Figure 3.9.20 Transmitting Operation in I/O Interface Mode (SCLK1 input mode)

b. Receiving

In SCLK output mode, the synchronous clock is outputted from SCLK1 pin and the data is shifted to receiving buffer 1. This starts when the Receive Interrupt flag INTES1<IRX1C> is cleared by reading the received data. When 8-bit data are received, the data will be transferred to receiving buffer 2 (SC1BUF according to the timing shown below) and INTES1<IRX1C> will be set to generate INTRX1 interrupt.

The outputting for the first SCLK1 starts by setting \$C1\MOD0<RXE>to 1.




Figure 3.9.21 Receiving Operation in I/O Interface Mode (SCLK1 output mode)

In SCLK input mode, the data is shifted to receiving buffer 1 when the SCLK input becomes active after the receive interrupt flag INTES1<IRX1C> is cleared by reading the received data. When 8 bit data is received, the data will be shifted to receiving buffer 2 (SC1BUF according to the timing shown below) and INTES1<IRX1C> will be set again to be generate INTRX1 interrupt.





Figure 3.9.22 Receiving Operation in I/O Interface Mode (SCLK1 input mode)

Note: The system must be put in the Receive Enable state (SC1MOD0<RXE> = 1) before data can be received.

c. Transmission and receiving (Full duplex mode)

When the full duplex mode is used, set the level of receive interrupt to 0 and set enable the interrupt level (1 to 6) to the transfer interrupt. In the transfer interrupt program, the receiving operation should be done like the above example before setting the next transfer data.




(2) Mode 1 (7-bit UART mode)

7-bit UART mode is selected by setting serial channel mode register SC1MOD0<SM1:0> to 01.


In this mode, a parity bit can be added. Use of a parity bit is enabled or disabled by the setting of the serial channel control register SC1CR<PE> bit; whether even parity or odd parity will be used is determined by the SC1CR<EVEN> setting when SC1CR<PE> is set to 1 (Enabled).

Example: When transmitting data of the following format, the control registers should be set as described below. This explanation applies to channel 0.



(3) Mode 2 (8-bit UART mode)

8-bit UART mode is selected by setting SC1MOD0<SM1:0> to 10. In this mode, a parity bit can be added (Use of a parity bit is enabled or disabled by the setting of SC1CR<PE>); whether even parity or odd parity will be used is determined by the SC1CR<EVEN> setting when SC1CR<PE> is set to 1 (Enabled).



* Clock state Clock gear: Main settings 7 6 5 4 3 2 1 0 **PCCR** Set PC4 to function as the RXD1 pin. \leftarrow - - - 0 - X X X $SC1MOD0 \leftarrow - 0 1 X 1 0 0 1$ Enable receiving in 8-bit UART mode Add even parity. SC1CR \leftarrow X 0 1 X X X 0 0 BR1CR Set the transfer rate to 9600 bps. $\leftarrow 0 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1$ Enable the INTTX1 interrupt and set it to interrupt level 4. INTES1 - - 1 1 0 0 Interrupt processing Acc ← SC1CR AND 00011100 Check for errors. ≠ 0 then ERROR if Acc ← SC1BUF Read the received data Acc X: Don't care, -: No change


(4) Mode 3 (9-bit UART mode)

9-bit UART mode is selected by setting SC1MOD0<SM1:0> to 11. In this mode parity bit cannot be added.

In the case of transmission the MSB (9th bit) is written to SC1MODO<TB8>. In the case of receiving it is stored in SC1CR<RB8>. When the buffer is written and read, the MSB is read or written first, before the rest of the SC1BUF data.

Wake-up function

This function is operated on only SIO1 In 9-bit UART mode, the wake-up function for slave controllers is enabled by setting SC1MOD0<WU> to 1. The interrupt INTRX1 occurs only when <RB8>= 1.




Note: The TXD pin of each slave controller must be in open-drain output mode.


Figure 3.9.23 Serial Link using Wakeup Function

Protocol

- a. Select 9-bit UART mode on the master and slave controllers.
- b. Set the SC1MOD0<WU> bit on each slave controller to 1 to enable data receiving.
- c. The master controller transmits one-frame data including the 8-bit select code for the slave controllers. The MSB (Bit8)<TB8> is set to 1.



- d. Each slave controller receives the above frame. Each controller checks the above select code against its own select code. The controller whose code matches clears its WU bit to 0.
- e. The master controller transmits data to the specified slave controller whose SC1MOD0<WU> bit is cleared to 0. The MSB (Bit8) <TB8* is cleared to 0.




f. The other slave controllers (whose <WU> bits remain at 1) ignore the received data because their MSBs (Bit8 or <RB8>) are set to 0, disabling INTRX1 interrupts.

The slave controller (WU bit = 0) can transmit data to the master controller, and it is possible to indicate the end of data receiving to the master controller by this transmission.



Example: To link two slave controllers serially with the master controller using the internal clock fsys as the transfer clock.



3.9.5 Support for IrDA

SIO0 includes support for the IrDA 1.0 infrared data communication specification. Figure 3.9.24 shows the block diagram.




Figure 3.9.24 IrDA Block Diagram

(1) Modulation of the transmission data

When the transfer data is 0, the modem outputs 1 to TXD0 pin with either 3/16 or 1/16 times for width of baud rate. The pulse width is selected by the SIRCR<PLSEL>. When the transfer data is 1, the modem outputs 0.




Figure 3.9.25 Modulation Example of Transfer Data

(2) Demodulation of the receive data

When the receive data has the effective high level pulse width (Software selectable), the modem outputs 0 to SIOO. Otherwise the modem outputs 1 to SIOO. The receive pulse logic is also selectable by SIRCR<RXSEL>.




Figure 3.9.26 Demodulation Example of Receive Data

(3) Data format

The data format is fixed as follows:

Data length: 8 bits

Parity bits: none

• Stop bits: 1

It can't guarantee the correct operation in any other setting

(4) SFR

Figure 3.9.27 shows the control register SIRCR. Set the data SIRCR during SIO0 is inhibited (Both TXEN and RXEN of this register should be set to 0).

Any changing for this register during transmission or receiving operation don't guarantee the normal operation.

The following example describes how to set this register:

1) SIO setting

; Set the SIO to VART mode.

2) LD (SIRCR), 07H

; Set the receive data pulse width to 16×

3) LD (SIRCR), 37H

; TXEN, RXEN Enable the Transmission and receiving.

4) Start transmission and receiving for SIO0

• SIO0 starts transmitting.

• IR receiver starts receiving.

(5) Notes

1) Baud rate generator for IrDA

To generate baud rate for IrDA, use baud rate generator in SIO0 by setting 01 to SC0MODO<SC1:0>. To use another source (TA0TRG, fsys and SCLK0 input) are not allowed.

2) As the IrDA 1.0 physical layer specification, the data transfer speed and infrared pulse width is specified.

Table 3.9.4 Baud Rate and Pulse Width Specifications

Baud Rate	Modulation	Rate Tolerance (% of rate)	Pulse Width (min)	Pulse Width (typ.)	Pulse Width (max)
2.4 kbps	RZI	±0.87	1.41 μs	78.13 μs	88.55 μs
9.6 kbps	RZI	±0.87	1.41 μs	19.53 μs	22.13 μs
19.2 kbps	/ RZI	±0.87	1.41 μs	9.77 μs	11.07 μs
38.4 kbps	/ RZI	±0.87	1.41 μs	4.88 μs	5.96 μs
57.6 kbps	RZI	±0.87	1.41 μs	3.26 μs	4.34 μs
115.2 kbps	RZI	±0.87	1.41 μs	1.63 μs	2.23 μs

The infra-red pulse width is specified either baud rate $T \times 3/16$ or 1.6 μs (1.6 μs is equal to 3/16 pulse width when baud rate is 115.2 kbps).

The TMP91C016 has the function selects the pulse width on the transmission either 3/16 or 1/16. But 1/16 pulse width can be selected when the baud rate is equal or less than 38.4 kbps only. When 38.4 kbps and 115.2 kbps, the output pulse width should not be set to $T \times 1/16$.

As the same reason, +(16-K)/16 division function in the baud rate generator of SIO0 can not be used to generate 115.2 kbps baud rate.

Also when the 38.4 kbps and 1/16 pulse width, +(16-K)/16 division function can not be used. Table 3.9.5 shows Baud rate and pulse width for (16-K)/16 division function.

Table 3.9.6 Baud Rate and Pulse Width for (16 - K)/16 Division Function

Pulse Width		Baud Rate									
	115.2 kbps	57.6 kbps	38.4 kbps	19.2 kbps	9.6 kbps	2.4 kbps					
T × 3/16	×	0	0	0		0					
T × 1/16	_	_	×	0	((0))	0					

o: Can be used (16 - K)/16 division function

x: Can not be used (16 - K)/16 division function

-: Can not be set to 1/16 pulse width

7 4 6 5 3 2 0 SIRCR Bit symbol **PLSEL RXSEL TXEN RXEN** SIRWD3 SIRWD2 SIRWD1 SIRWD0 (0207H) Read/Write R/W After reset 0 0 0 0 0 0 0 0 Function Receive Select Transmit Receive Select receive pulse width transmit data Set effective pulse width for equal or more than 0: Disable 0: Disable pulse 0: H pulse 1: Enable 1: Enable $2x \times x \text{ (value + 1) + 100ns}$ width 1: L pulse Can be set: 1 to 14 0: 3/16 Can not be set: 0, 15 1: 1/16 Select receive pulse width Formula: Effective pulse width $\geq 2x \times x \text{ (value + 1)} + 100 \text{ns}$ $x = 1/f_{EPH}$ Cannot be set 0000 0001 Equal or more than 4x + 100 ns to Equal or more than 30x + 100 ns 1110 Can not be set 1111 Receive operation Disabled Enabled Transmit operation Disabled Enabled Select transmit pulse width 3/16 0 1 1/16 Note: If a pulse width complying with the IrDA1.0 standard (1.6µs min.) can be guaranteed with a low baud rate, setting this bit to "1" shortens the duration of infrared ray activation, resulting in reduced power dissipation. Figure 3.9.27 IrDA Control Register

3.10 DRAM Controller

TMP91C016 incorporates a 1-channel DRAM controller for interface with \times 8-/16-bit DRAM. The DRAM controller consists of a control circuit to refresh the DRAM, an access circuit for reading and writing, and a row/column address multiplexer.

1) Refresh mode $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refreshing

 Refresh interval Programmable (31 to 2700 states)

3) Refresh cycle width Programmable (2 to 9 states)

4) Mapping areas $\overline{\text{CS3}}$ area


5) Address mapping size $\overline{\text{CS3}}$ areas: 32 kbytes-8 Mbytes

6) Memory access mode 2CAS mode

7) Memory access address length 8 to 11 bits selectable


8) Wait control
In according with CS/WAIT controller setting


9) Arbitration of refresh/access contention
Refresh has higher priority. Wait states are automatically inserted in the access cycle.



DREFCR1 Register

DREFCR (0430H)





3.10.1 Description of Operation

TMP91C016 has a one-channel internal DRAM controller. This channel is normally linked to CS3 of the CS/WAIT controller. The DRAM controller generates the DRAM access cycle. The DRAM signals share pins with port 6 and port 7 (for details on setting the pins to DRAM pins, see 3.5.4, Port 6 and 3.5.5 Port 7)

(1) Memory access control

Setting DMEMCR<MAC> to 1 enables access control. If the area set as the $\overline{\text{CS3}}$ area in the CS/WAIT controller is accessed when access control is enabled, a valid signal is output to DRAM in accordance with the DRAM memory access control register setting. The access cycle (Bus cycle, number of waits) at this time depends on the $\overline{\text{CS3}}$ area setting in the CS/WAIT controller.

If the bus size is 16-bits, the specified area is accessed using the $\overline{\text{2CAS}}$ ($\overline{\text{RAS}}$, $\overline{\text{UCAS}}$ $\overline{\text{LCAS}}$ and $\overline{\text{WE}}$), depending on the DMEMCR<MACS> setting. When the bus size is 8 bits, the specified area is accessed by the $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ signals regardless of the <MACS> setting.

To facilitate the connection with low-speed DRAM, the DRAM controller accelerates the rising of \overline{RAS} signal when some waits are inserted, and extends the \overline{RAS} pre-charge time (RAS high width). Slow access mode is set by DMEMCR<MACM>. A reset clears <MACH> to 0 and sets NORMAL mode.

The internal address multiplexer outputs the row column address from A0 to A11 during the access cycle. The DMEMCR<MUXE> bit specifies whether or not to multiplex addresses, and DMEMCR<MUXO:1> specifies the multiplexed address width. Note, however, that the multiplexed address lines depend on the bus size: 8 bits or 16 bits.

Table 3.10.1 DRAM Pins

,	Pin Name Mode	8-Bit Bus	16-Bit Bus
	P63 (CS3 , RAS) _	RAS	RAS
	P74(CAS, WE))	CAS	WE
/	P67 (LCAS, LDS, REFOUT)	REFOUT	<u>LCAS</u>
<	P66 (UCAS, UDS, WE)	(WE)	UCAS
	P73 (DRAMOE, EXRD, NMI)	DRAMOE	DRAMOE

Table 3.10.2 Address Multiplexing (-: Don't care)

viuitipiex
address length

Access bus size (Set in the CS/WAIT

controller)

N 4 - 14! -- 1 -- -

Row		Column Address										
Address	8 E	Bits 📈	9 E	Bits	10	Bits	11 Bits					
7.100.000	8	16	8	16	8	16	8	16				
AØ	A8		√A9	-	A10	1	A11	_				
A1	(A9 _	(A9)	A10	A10	A11	A11	A12	A12				
. → A2	A10/	A10	A11	A11	A12	A12	A13	A13				
A3	A11	A11	A12	A12	A13	A13	A14	A14				
A4	A12	A12	A13	A13	A14	A14	A15	A15				
A5	A13	A13	A14	A14	A15	A15	A16	A16				
A6	A14	A14	A15	A15	A16	A16	A17	A17				
A7	A15	A15	A16	A16	A17	A17	A18	A18				
A8	ı	A16	A17	A17	A18	A18	A19	A19				
A9	ı	ı	I	A18	A19	A19	A20	A20				
A10	_	_	-	-	_	A20	A21	A21				
A11	-	-	-	_	-	-	_	A22				

(2) Refresh control block

TMP91C016 outputs the \overline{RAS} , \overline{CAS} (\overline{LCAS} , \overline{UCAS}) signals, which can be used for refreshing DRAM. When using an 8-bit bus, the device also outputs state signal \overline{REFOUT} to indicate a refresh cycle.

As the output cycle and pulse width of the RAS, CAS (LCAS UCAS) output can be set by program, the DRAM refresh is easily realized. The refresh controller block has the following features.

- Refresh mode: CAS -before- RAS interval refresh mode, CAS -before- RAS self-refresh mode
- Refresh interval: 31 to 2700 states (Programmable)
- Refresh cycle width: 2 to 9 states (Programmable)
- Dummy cycles can be generated.
- The refresh cycle is asynchronous the CPU operating cycle,

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ interval refresh mode

The refresh interval and the refresh cycle width in the CAS before RAS interval refresh mode vary according to the DRAM being used.

The refresh interval and the refresh cycle width in TMP91C016 can be set in accordance with the system clock and type of DRAM used, by modifying the value of the refresh control register.

a. Refresh cycle insertion interval

3 bits of the DREFCR<RS2:0> register is used to set insertion interval in accordance with the system clock used.

Example: When using the system clock at 25 MHz, set these bits to 111 to set the DRAM refresh cycle to 216 $\mu s.$

Table 3.10.3 Refresh Cycle Insertion Interval

(Unit: µs)

Re	efresh Cyc	ele)	Insertion	_ ((/ /)	Frequ	uency (f _O	sch)		
RS2	RS1	RS0	Interval (States)	8 MHz	10 MHz	12.5 MHz	14 MHz	16 MHz	20 MHz	25 MHz
0	0	0	31 <	7.55	6.2	4.96	4.43	3.88	3.1	2.48
0	0	1	110	27.5	22	17.6	15.7	13.75	11	8.80
0	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	0	220	55	44	35.2	31.4	27.5	22	17.6
0	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	√ 1	450/>	112.5	90	72	64.3	56.25	45	36
1 /	(O)	0	900	225	180	144	128.6	112.5	90	72
_ 1 (0)	1	1200	300	240	192	171.4	150	120	96
1	7	0	1800	√450	360	288	257.1	225	180	144
1	1	(1)	2700	675	540	432	385.7	337.5	270	216

b. Refresh cycle width

3 bits of the DREFCR<RW2:0> register can vary the refresh cycle width (\overline{RAS} , \overline{CAS} , low output width).

c. Refresh cycle control

Manipulating the bits of the DREFCR<RC> register enables or disables the refresh cycle.

CAS -before- RAS self-refresh mode

This mode is used when the clock supplied to the DRAM controller is stopped by a HALT instruction (IDLE, STOP) while refreshing using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ interval refresh mode.

To refresh DRAM in $\overline{\text{CAS}}$ -before $\overline{\text{RAS}}$ self-refresh mode, first, set DRAM to $\overline{\text{CAS}}$ -before $\overline{\text{RAS}}$ interval refresh mode. Then, before entering the HALT instruction, set DMEMCR<SRFC> to 0 to execute a single $\overline{\text{CAS}}$ -before $\overline{\text{RAS}}$ interval refresh. Then the $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ pins maintain their low levels, and $\overline{\text{CAS}}$ -before $\overline{\text{RAS}}$ self-refresh mode starts. When the halt is released and the clock is supplied to the DRAM controller, DMEMCR<SRFC> is automatically set to 1 and $\overline{\text{CAS}}$ -before $\overline{\text{RAS}}$ self-refresh mode is released. After the release, be sure to execute a single $\overline{\text{CAS}}$ -before $\overline{\text{RAS}}$ interval refresh to return to interval refresh mode. (Note that when a halt is released by a reset, the I/O registers are initialized; therefore, the $\overline{\text{CAS}}$ -before $\overline{\text{RAS}}$ interval refresh is not executed.)

After setting DMEMCR<SRFC> to 0, execute any instruction, such as a NOP instruction, then execute a HALT instruction.

In case of resetting release HALT condition, register is cleared, too, refresh operation can not be moved. After reset, RAS and CAS (LCAS, UCAS) pins become to High-Z mode on TMP91C016.

If it need data protection after reset condition, it need external pull-down resistor to those pins.

(3) DRAM initialization


The DRAM controller can generate the continuous $\overline{\text{CAS}}$ -before $\overline{\text{RAS}}$ dummy cycles required when using DRAM. Setting the DREFCR<DMI> bit to 1 generates the dummy cycles. Dummy cycle generation is released by writing 0 to <DMI> (Including a write due to reset), by enabling refresh cycle insertion (DREFCR<RC> = 1), or by enabling access control (DMEMCR<MAC> = 1).

When dummy cycle generation is released by enabling refresh cycle insertion or by enabling access control, the <DMI> bit is not cleared to 0. The dummy cycle width is fixed to 4 states; the interval, to 6 states.

3.10.2 Priorities

As the DRAM refresh cycle is asynchronous to the CPU operating cycle, the refresh cycle may overlap with DRAM read and write cycles. If an overlap occurs, the DRAM controller gives priority to the cycle that started first. In case of CPU access first, refresh cycle occurs after CPU access, and in case of refresh cycle first, DRAMC automatically insert to WAIT to CPU until to finish that refresh cycle.

3.10.3 Connection Example



3.11 Watchdog Timer (Runaway detection timer)

The TMP91C016 features a watchdog timer for detecting runaway.

The watchdog timer (WDT) is used to return the CPU to normal state when it detects that the CPU has started to malfunction (Runaway) due to causes such as noise.

When the watchdog timer detects a malfunction, it generates a non-maskable interrupt INTWD to notify the CPU. Connecting the watchdog timer output to the reset pin internally forces a reset. (The level of external RESET pin is not changed)

3.11.1 Configuration

Figure 3.11.1 is a block diagram of he watchdog timer (WDT):




Figure 3.11.1 Block Diagram of Watchdog Timer

Note: It needs to care designing the total machine set, because watchdog timer can't operate completely by external noise.

The watchdog timer consists of a 22-stage binary counter which uses the system clock (fsys) as the input clock. The binary counter can output fsys/ 2^{15} , fsys/ 2^{17} , fsys/ 2^{19} and fsys/ 2^{21} .





Figure 3.11.2 NORMAL Mode

The runaway is detected when an overflow occurs, and the watchdog timer can reset device. In this case, the reset time will be between 22 and 29 states (26.1 to 34.4 us at fosch = 1 state) is ffpH/2, where ffpH is generated by dividing the high-speed oscillator clock (fosch) by sixteen through the clock gear function.



3.11.2 Control Registers

The watchdog timer WDT is controlled by two control registers WDMOD and WDCR.

- (1) Watchdog timer mode register (WDMOD)
 - a. Setting the detection time for the watchdog timer in <WDTP1:0>

This 2-bit register is used for setting the watchdog timer interrupt time used when detecting runaway. After reset, this register is initialized to WDMOD<WDTP1:0> = 00.

The detection times for WDT are shown in Figure 3.11.4.

b. Watchdog timer enable/disable control register < WDTE>

After Reset, WDMOD<WDTE> is initialized to 1, enabling the watchdog timer.

To disable the watchdog timer, it is necessary to set this bit to 0 and to write the disable code (B1H) to the watchdog timer control register WDCR. This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return the watchdog timer from the disabled state to the enabled state merely by setting <WDTE> to 1.

c. Watchdog timer out reset connection <RESCR>

This register is used to connect the output of the watchdog timer with the RESET terminal internally. Since WDMOD<RESCR>is initialized to 0 on reset, a reset by the watchdog timer will not be performed.

(2) Watchdog timer control register (WDCR)

This register is used to disable and clear the binary counter for the watchdog timer.

Disable control the watchdog timer can be disabled by clearing WDMOD<WDTE> to 0 and then writing the disable code (B1H) to the WDCR register.

Enable control

Set WDMOD<WDTE> to 1

Watchdog timer clear control

To clear the binary counter and cause counting to resume, write the clear code (4EH) to the WDCR register.

WDCR \leftarrow 0 1 0 0 1 1 1 0 Write the clear code (4EH).

Note1: If it is used disable control, set the disable code (B1H) to WDCR after write the clear code (4EH) once. (Please refer to setting example.)

Note2: If it is changed Watchdog timer setting, change setting after set to disable condition once.

		7	6	5	4	3	2	1	0
WDMOD	Dit av mak al		WDTP1	WDTP0	4	$\stackrel{\circ}{-}$	I2WDT		U
(0300H)	Bit symbol Read/Write	WDTE	R/\			$\overline{}$	IZWDI R/	RESCR	R/W
(000011)	After reset	R/W 1	0	0		$\overline{}$	0 <	0	0
	Function	WDT	Select detec				IDLE2	1: Internally	Always
	1 dilottori	control	00: 2 ¹⁵ /f _{SYS}	ang ame			0: Stop	connects	write 0
		1: Enable	01: 2 ¹⁷ /f _{SYS}				1: Operate	WDL out	
			10: 2 ¹⁹ /f _{SYS}					to the	
			11: 2 ²¹ /f _{SYS}			^	(7/2)	reset pin	
			0.0		Į.		(VO)		<u>.</u>
						$\overline{}$			
						((. \		
					L	→ Watchdo	g timer out co	ntrol	
						0 -			
						1/4 C	onnects WDT	out to a rese	t
						->\\\			
						// IDLE2 C	_	(\bigcirc)	<u> </u>
							stop 🔷))
						1 0	peration		
				1		\supset			
	→ Watchdog	timer detection	on time	<			at fo	⊋ 27 MHz, fs	– 32 768 kH:
	SYSO					\/ - t - ll		/	- 32.7 00 Ki i
	System		SYSC		/ /		Timer Dete		
	Selec		Gear V		· · · · · · · · · · · · · · · · · · ·	WDN	1ŎĎ <wdtf< td=""><td>P1:0></td><td></td></wdtf<>	P1:0>	
	<sys< td=""><td></td><td><gear< td=""><td>2:0></td><td>^{>} 00 /₂</td><td>01</td><td></td><td>10</td><td>11</td></gear<></td></sys<>		<gear< td=""><td>2:0></td><td>^{>} 00 /₂</td><td>01</td><td></td><td>10</td><td>11</td></gear<>	2:0>	^{>} 00 / ₂	01		10	11
	1 (fs	s)	(xxx		2.0 s	8.0	32	.0 s	128.0 s
	,		000 (fc)		2.43 ms	9.71	ms 38	.84 ms	155.34 ms
			001 (fc/2)		4.85 ms	19.42	2 ms 77	.67 ms	310.69 ms
	0 (fd	c)	010 (fc/4)		9.71 ms	38.84	ms 155	.34 ms	621.38 ms
			011 (fc/8)		19.42 ms	77.67	ms 310	.69 ms 1	242.76 ms
			100 (fc/16	6)	38.84 ms	155.34	ms 621	.38 ms 2	485.51 ms
		\sim (\vee)	/ ()			,			
		1)/	\mathcal{L}	. (7	7/^		g timer enable	/disable cont	ol
			7	// //	$\langle \rangle \rangle$		isabled		
		// _	-/			1 E	nabled		
		\\\ Fig	gure 3.11.4	Watchdo	g Timer Mo	de Regis	ter		
	^ ^				_				
	$\langle \langle \langle \rangle \rangle$								
		\supset	\wedge	~					
			\sim						
	())								
< (I	\ 11								
		\sim (
		$\langle \rangle$							
	<u>)</u>								



3.11.3 Operation

The watchdog timer generates an INTWD interrupt when the detection time set in the WDMOD<WDTP1:0> has elapsed. The watchdog timer must be cleared 0 by software before an INTWD interrupt will be generated. If the CPU malfunctions (e.g., if runaway occurs) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter will overflow and an INTWD interrupt will be generated. The CPU will detect malfunction (Runaway) due to the INTWD interrupt and in this case it is possible to return to the CPU to normal operation by means of an anti-multifunction program. By connecting the watchdog timer out pin to a peripheral device's reset input, the occurrence of a CPU malfunction can also be relayed to other devices.

The watchdog timer works immediately after reset.

The watchdog timer does not operate in IDLE1 or STOP mode, as the binary counter continues counting during bus release (when BUSAK goes low).

When the device is in IDLE2 mode, the operation of WDT depends on the WDMOD<12WDT> setting. Ensure that WDMOD<12WDT> is set before the device enters IDLE2 mode.

Example: a. Clear the binary counter

WDCR ← 0 1 0 0 1 1 1 0

Write the clear code (4EH).

b. Set the watchdog timer detection time to 217/fsys.

WDMOD \leftarrow 1 0 1

c. Disable the watchdog timer.

WDMOD \leftarrow 0 - - - - WDCR \leftarrow 1 0 1 1 0 0 0 1

Clear WDTE to 0.

← 1 0 1 1 0 0 0 1 Write disable code (B1H).

3.12 Real Time Clock (RTC)

1)

3.12.2

Function Description for RTC

Clock function (second, minute, hour, day, month, leap year) 2) Auto Calender function 3) 24 or 12-hour (AM/PM) clock function 4) ±30 second adjustment function (by software) Alarm output 1Hz/16Hz (from ALARM pin) 5) Interrupt generate by Alarm output 1Hz/16Hz **Block Diagram** Divider 32 kHz 1 Hz clock Clock: fs Alarm register ALARM Alarm INTRTC select Carry hold Comparator (1 s)ALARM

Figure 3.12.1 Block Diagram

Read/Write control

D0 to D7

Timer

Note 1: The Christian era year column;

Adjust

RD.

Address Bus

WR

This product has year column toward only lower two columns. Therefore the next year in 99 works as 00 years. In system to use it, please manage upper two columns with the system side when handle year column in the Christian era.

Data bus

Address

Note 2: Leap year:

A leap year is the year which is divisible with 4, but the year which there is exception, and is divisible with 100 is not a leap year. However, the year which is divisible with 400 is a leap year. But there is not this product for the correspondence to the above exception. Because there are only with the year which is divisible with 4 as a leap year, please cope with the system side if this function is problem.

3.12.3 Control Registers

Table 3.12.1 Page 0 (Timer function) Registers


Symbol	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Function	Read/Write
SECR	0320H		40 s	20 s	10 s	8 s	4 s	2 s	1 s	Scound column	R/W
MINR	0321H		40 min	20 min	10 min	8 min	4 min	2 min	1 mon	Minute column	R/W
HOURR	0322H			20 /PM/AM	10 hours	8 hours	4 hours	2 hours	1 hours	Hour column	R/W
DAYR	0323H						W2	W1	√ W0	Day of the weel column	R/W
DATER	0324H			Day 20	Day 10	Day 8	Day 4	Day 2	Day 1	Day column	R/W
MONTHR	0325H				Oct.	Aug.	Apr.	Deb.	Jan.	Month column	R/W
YEARR	0326H	Year 80	Year 40	Year 20	Year 10	Year 8	Year 4	Year 2	Year 1	Year column (Lower two columns)	R/W
PAGER	0327H	Interrupt enable			Adjust-me nt function		Alarm enable		PAGE setting	PAGE register	W, R/W
RESTR	0328H	1HZ enable	16HZ enable	Clock reset	Alarm reset		Always	write "0"		Reser register	> w

Note1: As for SECR, MINR, HOURR, DAYR, MONTHR, YEARR of PAGE0, current state is read when read it.

Table 3.12.2 Page 1 (Alarm function) Registers

Symbol	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Eunction	Read/Write
SECR	0320H										R/W
MINR	0321H		40 min	20 min	10 min	8 min	4 min	2 min	1 mon 2	Minute column	R/W
HOURR	0322H			20 /PM/AM	10 hours	8 hours	4 hours	2 hours	1 hours	Hour column	R/W
DAYR	0323H			/		\rangle	W2	W1	wb)	Day of the weel column	R/W
DATER	0324H			Day 20	Day 10	Day 8	Day 4	Day 2	Day 1	Day column	R/W
MONTHR	0325H))		^		24/12	24-hour clock mode	R/W
YEARR	0326H				\wedge			LEAP1	LEAP0	Leap-year mode	R/W
PAGER	0327H	Interrupt enable				Clock enable	Alarm enable		PAGE setting	PAGE register	W, R/W
RESTR	0328H	1HZ enable	16HZ enable	Clock reset	Alarm reset		Always	write "0"		Reset register	W

Note2: As for SECR, MINR, HOURR, DAYR, MONTHR, YEARR of PAGE1, current state is read when read it.



3.12.4 Detailed Explanation of Control Register

RTC is not initialized by reset.

Therefore, all registers must be initialized at the beginning of the program.

	(1) S	econd col	umn regi	ster (for	Page 0 o	nly)		(····
		7	6	5	4	3	2	1 _	(0)	
ECR	Bit symbol		SE6	SE5	SE4	SE3	SE2	\$E17)	> ∧SE0	
320H)	Read/Write					R/W				
	After reset					Undefined		7//		
	Function	0 is read.	40 s column	20 s column	10 s column	8 s column	4 s column	2 s column	1 s column	
								>	^(
			0	0	0	0	10	0	0	0 s
			0	0	0	9	7,0	0	1) s
			0	0	0	d √	())	1>		2 s
			0	0	0	Q		1 4	V MC	// /3 s
			0	0	0	(0)	1	0	0	✓ 4 s
			0	0	0 (10	1	Ø C	1	5 s
			0	0	0	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1	1		6 s
			0	0	0	>0	1		√ 1	7 s
			0	0	7(0/	1	0 ((//0 5)	0	8 s
			0	0 (0	1	0	0	1	9 s
			0	0	1~	0//	0	0	0	10 s
			0	(0)	1	1	0	0	1	19 s
			0	\ <u>1</u>	/ 0	0	0	0	0	20 s
					1 .		1			1
			0/)1)	0	(1)	0	0	1	29 s
			0	1	1	10) 0	0	0	30 s
			$\left(\left\langle \left\langle \right\rangle \right\rangle \right)$			71)		•		
	/			1	1	1	0	0	1	39 s
	ζ.	(/-	1	0 <	0)0	0	0	0	40 s
		\//								
			1	0	0	1	0	0	1	49 s
	^ ^	~	1	0	1	0	0	0	0	50 s
		. ^	1	0	1	1	0	0	1	59 s
				Note: Do no	t set the da	ta other tha	an showing	above.		

(2) Minute column register (for Page 0/1)

	_			-	4	0	0	4		İ
	-	7	6	5	4	3	2	1	0	İ
MINR (0321H)	Bit symbol		MI6	MI5	MI4	MI3	MI2	MI1	MIO	I
(032111)	Read/Write					R/W				i
	After reset	0.1	40 .	00 :		Undefined		<u> </u>		i
	Function	0 is read.	40 min column	20 min column	10 min column	8 min column	4 min column	2 min (column	1 min column	>
		read.	Coldiffit	Column	Coldiffit	Coldilli	Coldilli	COIGITIT	COIGITIN	
							\wedge			
			0	0	0	0	0	10	0	0 min
			0	0	0	0	0 ((0	1	1 min
			0	0	0	0	0 \	1) Y	0	2 min
			0	0	0	0	0	1	1	3 min
			0	0	0	0	$\mathcal{N}(1)$	0	0 (4 min
			0	0	0	0	\1	0	1	5 min
			0	0	0	0/	1	1	0	6 min
			0	0	0	d 🗸	()1	15	(\mathbf{t})	7 min
			0	0	0	1		0 (500	8/min
			0	0	0		0	0 _		9 min
			0	0	1 ((0)	0	0//	0	10 min
			-		4				/))	
			0	0		1	0	0 (∵ 1	19 min
			0	1	7(0/	> 0	0	(/,6 <)	0	20 min
			0	1	0	1//	0	0	1	29 min
			0	1		0	0) 0	0	30 min
))					
			0		/ 1	1	0 \	0	1	39 min
			1//	√ ⟨∕0	0	0	0	0	0	40 min
							\			
				0	0 ^	1	○ 0	0	1	49 min
			(/1/<	0	1	16	0	0	0	50 min
				,		>,	•	•		
	/	/) [1	0/\	1))1	0	0	1	59 min
		\mathbb{N}	\rightarrow	Noto: Do no	took the de	ta other tha				,
			'	Note. Do no	or ser the da	na omer ma	an snowing	above.		
			>	1						
	$\wedge \wedge$									
	>,<	_			\rightarrow					
				\bigcirc						
				1/						
		\wedge		// ~						
	7/	((\sim))						
		>,		/						

(3) Hour column register (for Page 0/1)

a. In case of 24-hour clock mode (MONTHR<MO0> = 1) of Page 1

		7	6	5	4	3	2	1	0	
HOURR	Bit symbol			HO5	HO4	HO3	HO2	HO1 /	HQ0	
(0322H)	Read/Write					R/	W		()	>
	After reset					Unde	fined			
	Function	0 is ı	read.	20 h column	10 h column	8 h column	4 h column	2 h column	1 h column	
				0	0	0	0		0	0 o'clock
				0	0	0	0	0	1 /	1 o'clock
				0	0	0	$\langle \langle \langle \rangle \rangle \rangle$	√ 1	0 ~	2 o'clock
									Ω	
				0	0	1(/	/	0	(0)	8 o'clock
				0	0	1\^<) ø	6>		9 o'clock
				0	1	0	0	0	16 2	10 o'clock
						7	>		, \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	
				0	1/1	1	0	0	\bigcirc	19 o'clock
				1	0	0	0	0 <	\ \ \	20 o'clock
							($(// \wedge$		
				1	Q	0	0	(1)	1	23 o'clock

Note: Do not set the data other than showing above.

b. In case of 12-hour clock mode (MONTHR<MOO> = 0) of Page 1

		7	6 🖯	<u>(5</u>)	4	~3	2	1	0		
HOURR	Bit symbol			HÓ5	HO4	HO3	√HO2	HO1	HO0		
(0322H)	Read/Write			\	RW						
	After reset	1	Ž			Unde	fined				
	Function	Ø is i	read.	PM/AM	10 h column	8 h eolumn	4 h column	2 h column	1 h column		
·			>	(=							
	$\langle \langle \rangle$,	0	0	0	0	0	0	0 o'clock (AM)	
		\mathcal{I}		> 0	0	0	0	0	1	1 o'clock	
			^	(o	0	0	0	1	0	2 o'clock	
\wedge	(())						:				
		^		0	0	1	0	0	1	9 o'clock	
			_ (()) o	1	0	0	0	0	10 o'clock	
			? <u> </u>	0	1	0	0	0	1	11 o'clock	
	>	4		1	0	0	0	0	0	0 o'clock (PM)	
	~		~	1	0	0	0	0	1	1 o'olook	

Note: Do not set the data other than showing above.

(4) Day of the week column register (for Page 0/1)

		7	6	5	4	3	2	1	0
DAYR	Bit symbol						WE2	WE1 _	WE0
(0323H)	Read/Write							R/W	
	After reset							Undefined	
	Function		0 is read. 2 week 1 week						0 week

		$// \wedge$	
0 <	/ 9/X	()	Sunday
0	6	1	Monday
0 ((1)	>	Tuesday
0	7	1	Wednesday
(1)	0	0	Thursday
4	<u>></u> 0	1	Friday
_ 1	. 1	0 (Saturday
3/. \			

Note: Do not set the data other than showing above.

(5) Day column register (for Page 0/1)

								\sim	//
		7	6	5	4	\\3	2		⊘ 0
DATER	Bit symbol			DA5	∠ þa4	ĎA3	DA2	(,DA1\)	DA0
(0324H)	Read/Write					R/	W		
	After reset					Unde	fined		
	Function	0 is ı	read.	20 d	10 d	8 d	4 d	2 d	1 d
					. \			/ /	

_	7 /0	0	0	0	0	0	0
)0)	0	_0//	0	0	1	1st day
_	\bigcirc 0	0	100	> 0	1	0	2nd day
\	0	0 <	8	0	1	1	3rd day
)	0	0	\ \rangle \rangle	1	0	0	4th day
	^	((//	/				

	1 1				
0 0	J/1	0	0	1	9th day
0	0	0	0	0	10th day
0 1	0	0	0	1	11th day

_							
Ī	0	√1	1	0	0	1	19th day
ſ	7 1	0	0	0	0	0	20th day

	\						
/	1	0	1	0	0	1	29th day
\) ĭ	1	0	0	0	0	30th day
)) 1	1	0	0	0	1	31st day

Note1: Do not set the data other than showing above.

Note2: Do not set the day which is not existed. (ex: 30th Feb)

(6) Month column register (for Page 0 only)

MONTHR (0325H)

	7	6	5	4	3	2	1	0
Bit symbol				MO4	MO3	MO2	MO1	MO0
Read/Write						R/W		
After reset						Undefined		2
Function		0 is read.		10 month	8 month	4 month	2 month	1 month

	$10/\Lambda$										
0	0	6	\o\/) 1	January						
0	0	0	/ / /	0	February						
0	0	0 ((7	1	March						
0	0	1	9	0	April						
0	0	()°	1	May						
0	0 <	1 1	1	0	June						
0	0	7	1	1 🖒	July						
0	(17)	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	0		August						
0	\1\/_) ø	0♦		September						
1 (0	0	(Q)	October						
1(0	0	0 /	7 1	November						
\f\(\)	0	0	1((6	December						

Note: Do not set the data other than showing above.

(7) Select 24-hour clock or 12-hour clock (for Page 1 only)

		7	6	5	\ 4	3	2	/ 1	0
MONTHR	Bit symbol			J	\int				MO0
(0325H)	Read/Write		Y	$\bigg) \bigg/ \bigg$		£	}/		R/W
	After reset		7	#		J.			Undefined
	Function				0 is read.				1: 24 h
					U IS TEAU.				0: 12 h

(8) Year column register (for Page 0 only)

YEARR	
(0326H))

	7	6	5	4	3	2	1	0	
Bit symbol	YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0	
Read/Write		R/W							
After reset		Undefined							
Function	80	40	20	10	8 years	4 veare	2 years	1 years	
	years	years	years	years	o years	4 years	2 years	1 years	

						\ V /)]	
1	0	0	1	1	0		/ 1	99 years
0	0	0	0	0	0 ((0	0	00 years
0	0	0	0	0	0 \	76	1	01 years
0	0	0	0	0	0	1	0	-02 years
0	0	0	0	0	$\mathcal{A}(o)$	<u> </u>	1 (03 years
0	0	0	0	0	1	0	0	04 years
0	0	0	0	9	1	0	1	05 years
					/))	\Diamond		
1	0	0	1	1	//0	0 /	V 770	/)99 v

Note: Do not set the data other than showing above.

(9) Leap-year register (for Page 1 only)

YEARR (0326H)

					\sim				
		7	6	5 🗸	4	3 /	2	1	0
R	Bit symbol			/	f	Ï		LEAP1	LEAP0
H)	Read/Write			4)	W
	After reset			$\frac{1}{2}$	$\int_{-\infty}^{\infty}$		\mathcal{A}	/ Unde	fined
	Function			\supset		^		00:Leap y	ear
			((01:One ye	ar after
								leap ye	ar
				0 is r	ead.		\rightarrow	10:Two ye	
			$((// \land$	\	4	71/		leap ye	ar
			()		\rightarrow		11: Three y	
	/			^	-((//			leap ye	ar

0	0	Current year is leap year
0	1	Present is next year of a leap year
1	0	Present is two years after a leap year
1	1	Present is three years after leap year

(10) Page register setting (for Page 0/1)

PAGER (0327H)

Read-modify write instruction are proibited

	7	6	5	4	3	2	1	0
Bit symbol	INTENA			ADJUST	ENATMR	ENAALM		PAGE
Read/Write	R/W			W	R/W	R/W		R/W
After reset	0			Undefined	Undefined	Undefined	7	Undefined
Function	Note: Interrupt 1: Enable 0: Disable	0 is ı	read.	1: Adjust	Timer 1: Enable 0: Disable	Alarm 1: Enable 0: Disable	0 is read.	Page select

Note: Pleas keep the setting order below and don't set same time.

(Set difference time to Clock/Alarm setting and interrupt setting)

(Example) Clock setting/Alarm setting

Id (pager), 0ch : Clock, Alarm enable

ld (pager), 8ch

Interrupt enable

DACE (0	Select Page0
PAGE	1	Select Page1

		0	Don't care
	$\mathcal{A}(\mathcal{A})$	1	Adjust sec. counter.
(When set this bit to "1" the sec. counter become
1			to "0" when the value of sec. counter is 0 – 29.
/	ADJUST	//	And in case that value of sec. counter is 30-59,
/	71B0001		min. counter is carried and become sec.
			counter to "0". Output Adjust signal during 1
))		cycle of f _{SYS} . After being adjusted once, Adjust
		^	is released automatically.
			(PAGE0 only)

(11) Reset register setting (for Page 0/1)

RESTR (0328H) Read-modify write instruction are proibited

	\ 1/ <u> </u>	6	5	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	//3	2	1	0
Bit symbol	DISTHZ	DIS16HZ	RSTTMR	RSTALM	RE3	RE2	RE1	RE0
Read/Write		>	/	\longrightarrow \bigvee	٧			
After reset		Undefined						
Function	0: 1 Hz	0: 16 Hz	1:Timer reset	1: Alarm reset		Always	write "0"	
		\sim	(

RSTALM	0	Unused
KSTALIVI		Reset alarm register

DOLLIND		Unused
RSTIMR	1	Reset timer register

<dis1hz></dis1hz>	<dis1hz></dis1hz>	(PAGER) <enaalm></enaalm>	Source signal
1	1	1	Alarm
0	1	0	1Hz
1	0	0 16Hz	
	Output "0"		

3.12.5 Operational Description

(1) Reading timer data

a. There is the case which reads wrong data when carry of the inside counter happens during the operation which timer data reads. Therefore, please read two times with the following way for reading correct data.





Figure 3.12.2 Flowchart of Timer Data Read

(2) Timing of INTRTC and Clock data

When time is read by interrupt, read clock data within 0.5s(s) after generating interrupt. This is because count up of clock data occurs by rising edge of 1Hz pulse cycle.




(3) Writing timer data

When there is carry on the way of write operation, expecting data can not be wrote exactly.

Therefore, in order to write in data exactly please follow the below way.

a. Reset for a divider


Inside of RTC, there is 15-stage divider which generates 1 Hz clock from 32.768 kHz. Carry of a timer is not done for one second when reset this divider. So write in data during this interval.



b. Disabling the timer

Carry of a timer is prohibited when write "0" to PAGER<ENATMR> and can prevent malfunction by 1s Carry hold circuit. During a timer prohibited, 1s Carry hold circuit holds one sec. carry signal which is generated from divider. After becoming timer enable state, output the carry signal to timer and revise time and continue operation. However, timer is late when timer disabling state continues for one second or more. During timer disabling, pay attention with system power is downed. In this case the timer is stopped and time is delayed.

Since clock hold circuit is not initialized by external RESET, a second counter may added 1 or 2 sec at the case of only after power supply is on. To avoid it, the below is recommended setting flow.



3.12.6 Explanation of the Alarm Function

Can use alarm function by setting of register of PAGE1 and output either of three signal from \overline{ALARM} pin as follows by write "1" to PAGER<PAGE>. INTRTC outputs 1shot pulse when the falling edge is detected. RTC is not initializes by RESET. Therefore, when clock or alarm function is used, clear interrupt request flag in INTC (interrupt controller).

- (1) In accordance of alarm register and the timer, output "0",
- (2) Output clock of 1 Hz.
- (3) Output clock of 16 Hz.
- (1) In accordance of alarm register and a timer, output 0.

When value of a clock of PAGE0 accorded with alarm register of PAGE1 with a state of PAGER<ENAALM>= "1", output "0" to ALARM pin and occur INTRTC.

Follows are ways using alarm. Initialization of alarm is done by writing in "1" at RESTR<RSTALM>, setting value of all alarm becomes don't care. In this case, always accorded with value of a clock and request INTRIC interrupt if PAGER<ENAALM> is "1".

Setting alarm min., alarm hour, alarm day and alarm the day week are done by writing in data at each register of PAGE1.

When all setting contents accorded RTC generates INTRTC interrupt, if PAGER<INTENA><ENAALM> is "1". However, contents (don't care state) which does not set it up is considered to always accord.

The contents, which set it up once, cannot be returned to don't care state in independence. Initialization of alarm and resetting of alarm register set to Don't care.

The following is an example program for outputting alarm from ALARM -pin at noon (PM12:00) every day.

```
(PAGER), Ø9H
  LD
                                        Alarm disable, setting PAGE1
 LD
           (RESTR), DOH
                                         Alarm initialize
           (DAYR), 01H
 LD
                                         WØ
           (DATAR),01H
 LD
                                         1 day
  74
           (HOURR), 12H
                                         Setting 12 o'clock
  ΓĎ
           (MINR), 00H
                                        Setting 00 min
                                        Set up time 31 µs (Note)
  ĽĎ
           (PAGER), 0CH
                                        Alarm enable
(\LD)
           (PAGER), 8CH
                                        Interrupt enable)
```

When CPU is operated by high-frequency oscillation, it may take a maximum of one clock at 32 kHz (about 30 µs) for the time register setting to become valid. In the above example, it is necessary to set 31 µs of set up time between setting the time register and enabling the alarm register.

Note: This set up time is unnecessary when you use only internal interruption.

(2) When output clock of 1 Hz

RTC outputs clock of 1 Hz to $\overline{\text{ALARM}}$ pin by setting up PAGER<ENAALM> = 0, RESTR<DIS1HZ> = 0, <DIS16HZ> = 1. And RTC generates INTRTC interrupt by falling edge of the clock.

(3) When output clock of 16 Hz

RTC outputs clock of 16 Hz to $\overline{\text{ALARM}}$ pin by setting up PAGER<ENAALM> = 0, RESTR<DIS1HZ> = 1, <DIS16HZ> = 0. And RTC generates INTRTC interrupt by falling edge of the clock.

3.13 LCD Driver Controller (LCDC)

The TMP91C016 incorporates two types liquid crystal display driving circuit for controlling LCD driver LSI.

One circuit handles a RAM build-in type LCD driver that can store display data in the LCD driver in itself, and the other circuit handles a shift-register type LCD driver that must serially transfer the display data to LCD driver for each display picture.

Shift-register type LCD driver control mode (SR mode)

Set the mode of operation, start address of source data save memory and LCD size to control register before setting start register. After set start register LCDC outputs bus release request to CPU and read data from source memory. After that LCDC transmits data of volume of LCD size to external LCD driver through data bus. At this time, control signals (DIBSCP etc.) connected LCD driver output specified waveform synchronize with data transmission. After finish data transmission, LCDC cancels the bus release request and CPU will re-start.

RAM built-in type LCD driver control mode (RAM mode)

Data transmission to LCD driver is executed by move instruction of CPU.

After setting mode of operation to control register, when move instruction of CPU is executed LCDC outputs chip select signal to LCD driver connected to the outside from control pin (D1BSCP etc.). Therefore control of data transmission numbers corresponding to LCD size is controlled by instruction of CPU.

Special mode

It is assigned <TA3LCDE> at bit0 and <TA3MLDE> at bit1, of EMCCR4 register (00E7hex). These bits are used when you want to operate LCDD and MELODY circuit without low frequency clock (XTIN, XTOUT). After reset these two bits set to 0 and low clock is supplied each LCDD and MELODY circuit. If you write these bits to 1, TA3 (Generate by timer 3) is supplied each LCDD and MELODY circuit. In this case, you should set 32 kHz timer 3 frequency. For detail, look AC specification characteristics.

This section is constituted as follows.

- 3.13.1 Feature of LCDC of Each Mode
- 3.13.2 Block Diagram
- 3.13.3 Control Registers
- 3,13.4 Operation Explanation of Each Mode
 - 3.13.4.1 Shift-register Type LCD Driver Control Mode (SR mode)
 - 3.13.4.2 RAM Built-in Type LCD Driver Control Mode (RAM mode)


3.13.1 Feature of LCDC of Each Mode

Each feature and operation of pin is as follows.

Table 3.13.1 Feature of LCDC of Each Mode

		Shift- Register Type LCD Driver Control Mode	RAM Built-in Type LCD Driver Control Mode
The numbe elements ca	r of picture an be handled	Common (Row): 64, 68, 80, 100, 120, 128, 144, 160, 200, 240 Segment (Column): 32, 64, 80, 120, 128, 160, 240, 320, 360	There is not a limitation
Receiver da	ata bus width	8 bits,16 bits selectable	8 bits,16 bits, selectable (Depend on CPU command)
Transfer da	ta bus width	8 bits, 4 bits,1 bit selectable	8 bits fixed
Transfer rat (at f _{FPH} = 1		250 ns/1 byte at Byte mode 375 ns/1 byte at Nibble mode 1125 ns/1 byte at Bit mode	Equal to memory cycle
	Data bus: (D7 to D0)	Data bus; Connect with DI pin of column driver. Upper 7 pins do not use in Bit mode and upper 4 pins do not use in Nibble mode.	Data bus; Connect with DB pin of column/row driver.
	Write strobe:	Not used	Write strobe; Connect with WR pin of column/row driver.
	Address bus: (A0)	Not used	Address 0; Connect with D/I pin of column driver. When A0 = 1 data bus value means display data, when A0 = 0 data bus means instruction data.
External pins	Shift clock pulse: (D1BSCP)	Shift clock pulse: Connect with SCP pin of column driver. LCD driver latches data bus value by falling edge of this pin.	Chip enable for column driver 1; Connect with CE pin of column driver 1.
pillo	Latch pulse: (D2BLP)	Latch pulse output, Connect with LP/EIO1 pin of column/row driver. Display data is latched in output buffer in LCD driver by rising edge of this pin.	Chip enable for column driver 2; Connect with $\overline{\text{CE}}$ pin of column driver 2.
	Frame: (D3BFR)	LCD frame output; Connect with FR pin of column/row driver.	Chip enable for column driver 3; Connect with $\overline{\text{CE}}$ pin of column driver 3.
	Cascade pulse: (DLFBCD)	Cascade pulse output; Connect with DIO1 pin of row driver. This pin outputs 1 shot pulse by every D3BFR pin changes.	Chip enable for row driver; Connect with \overline{LE} pin of row driver.
	Display OFF: (DOFF)	Display off output; Connect with DSPOF termin L means display off and H means display on.	nal of column/row driver.

3.13.2 Block Diagram



3.13.3 Control Registers

LCDSAL Register

		7	6	5	4	3	2	1	0
LCDSAL	Bit symbol	SAL15	SAL14	SAL13	SAL12		ı	<u> </u>	MODE
(0360H)	Read/Write	R/W	R/W	R/W	R/W		R/W	R/W	R/W
	After reset	0	0	0	0		0	0	> 0
	Function	SR mode					Always	Always	Mode
		Display	memory add	Iress (Low: A	15 to A12)		write 0	write 0	select
							$\langle (()) \rangle$	// {\	0: RAM
									1: SR

LCDSAH Register

LCDSAH (0361H)

	7	6	5	4	3	2	1	0	
Bit symbol	SAL23	SAL22	SAL21	SAL20	SAL19	SAL18	SAL17	SAL16	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W /	R/W	
After reset	0	0	0	0		o	0	0	
Function	SR mode Display memory address (High: A23 to A16)								

LCDSIZE Register

LCDSIZE (0362H)

١		7	6	5 (4	3	(27)	$^{\wedge}$	0
Έ	Bit symbol	COM3	COM2	COM1	COM0	SEG3	SEG2) SEG1	SEG0
)	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W)	R/W	R/W
	After reset	0	0	0	0	/{0	/ 0	0	0
	Function	LCD comm	on number (SR mode)	\Diamond	LCD segm	ent number (SR mode)	
		0000: 64	0101:1	28		0000: 32 /0101:160			
		0001: 68	0110:14	14		0001: 64	0110:24	40	
		0010: 80	0111:16	60/		0010: 80	0111:32	20	
		0011:100	1000:20	00))	_	0011:120	1000:36	60	
		0100:120	1001:24	0 Other:	Reserved	0100:128	Other: F	Reserved	

Note: Bit mode can not select in 240 common number.

LCDCTL Register

LCDCTL (0363H)

_									
		\\\f\/_	 6	5	4	3	2	1	0
L	Bit symbol	LEDON	- /		BUS1	BUS0	MMULCD	FP8	START
)	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	After reşêt	0	0	0	0	0	0	0	0
	Function	DOFF	Always	Always	Data bus wi	dth	Setting	Setting bit	Start
		(SR, RAM	write 0	write 0	(SR mode))	direct	8 for fFP	control
		mode)	$\langle A $		00: 8 bits (B	yte mode)	RAM		(SR mode)
	(())	0: OFF			01: 4 bits (N	libble mode)	0: OFF		0: Stop
		1: ON_		\sim	10: 1 bit (Bit	mode)	1: ON		1: Start

Note 1: There is a limitation about to set LCDSAH and LCDSAL start address.

It prohibit to set A13 carry to A14 by all 1-frame data transmit.

Ex.:In case 240 (Row)×360 (Column): 2a30 bytes

Start address of LCDC: SAL15 to SAL12 = 0000 or 0001;

Note 2: Initial incriminator's address (LSB 14 bits) for LCDC DMA is 0000 (Hex).

LCDFFP Register

LCDFFP (0364H)

	7	6	5	4	3	2	1	0		
Bit symbol	FP7	FP6	FP5	FP4	FP3	FP2	FP1	FP0		
Read/Write		R/W								
After reset		0								
Function		Setting bit 7 to 0 for f _{FP}								

LCDCTR2 Register

LCDCTL2 (0366H)

	7	6	5	4	3	2 ((/	// \1)	0
Bit symbol	-	ı	1			RAMBUS	Ac1	AC0
Read/Write	R/W	R/W	R/W			R/W	R/W	R/W
After reset	0	0	0			(0)	· 0	0
Function	Always	write to 111	(Note)			0: Byte	00: Type A	
					λ (1: Word	01: Type B	()
							10: Type C	
						$\langle \rangle$	11: Reserve	
	Read/Write After reset	Read/Write R/W After reset 0	Bit symbol - - Read/Write R/W R/W After reset 0 0	Bit symbol - - - Read/Write R/W R/W R/W After reset 0 0 0	Bit symbol - - - Read/Write R/W R/W R/W After reset 0 0 0	Bit symbol - - - Read/Write R/W R/W R/W After reset 0 0 0	Bit symbol - - - RAMBUS Read/Write R/W R/W R/W After reset 0 0 0 Function Always write to 111 (Note) 0: Byte	Bit symbol - - - RAMBUS AC1 Read/Write R/W R/W <t< td=""></t<>

Note: Please write bit<7:5> to 111, even if you use <RAMBUS>,<AC1> and <AC0> as initial setting.

Figure 3.13.2 LCDC Register

LCDC0L/LCDC0H/LCDC1L/LCDC1H/LCDC2L/LCDC2H/LCDR0L/LCDR0H/Register

	7	6	5	4>	3	(2//))	1	0		
Bit symbol	D7	D6	Ø5 (D4	/D3	D2	D1	D0		
Read/Write	Depend on the specification of external LCD driver									
After reset		Depend on the specification of external LCD driver								
Function	Depend on the specification of external LCD driver									

These registers do not exist on TMP91C016. These are image for instruction registers and display registers of external RAM built-in sequential access type^(Note) LCD driver.

Address as follows is assigned to these registers, and the following chip enable pin becomes active when accesses corresponding address.

And, the area of these address is external area, so \overline{RD} , \overline{WR} terminal becomes active by external access. Table 3.13.3 shows the address map in the case of controlling RAM built-in random access type (Note) LCD driver.

This selection is performed by DCDCTL<MMULCD>.

Register	Address	Pur	Chip Enable Terminal	A0 Terminal	
LCDC1L	0FE0H	RAM built-in type	Instruction	D1BSCP	0
LCDC1H	0FE1H	column driver 1	Display data	DIBSCI	1
LCDC2L	0FE2H	RAM built-in type	Instruction	D2BLP	0
LCDC2H	0FE3H	column driver 2	Display data	DZBLF	1
LCDC3L	0FE4H	RAM built-in type	Instruction	D3BFR	// 0
LCDC3H	0FE5H	column driver 3	Display data	D3BEK	1
LCDR1L	0FE6H	RAM built-in type row	Instruction	DLEBCD	0
LCDR1H	0FE7H	driver	Display data	DLEBCD	1

Figure 3.13.3 Memory Mapping for Built-in RAM Sequential Access Type

Address	Purpose	Chip Enable Terminal
3C0000H to 3CFFFFH	RAM built-in type driver	D1BSCP
3D0000H to 3DFFFFH	RAM built-in type driver 2	D2BLP
3E0000H to 3EFFFFH	RAM built-in type driver 3	D3BFR
3F0000H to 3FFFFFH	RAM built-in type driver 4	DLEBCD

Figure 3.13.4 Memory Mapping for Built-in RAM Random Access Type

Note: We call built-in RAM sequential access type LCD driver that use register to access to display ram without address pin.

We call built-in RAM random access type LCD driver that is same method to access to SRAM with address pin.



3.13.4 Operation Explanation of Each Mode

3.13.4.1 Shift-register Type LCD Driver Control Mode (SR mode)

Set the mode of operation, start address of source data save memory and LCD size to control registers before setting start register. After set start register LCDC outputs bus release request to CPU and read data from source memory. After that LCDC transmits data of volume of LCD size to external LCD driver through data bus. At this time, control signals (D1BSCP etc.) connected LCD driver output specified waveform synchronize with data transmission. After finish data transmission, LCDC cancels the bus release request and CPU will restart.

LCD controller uses the clock (LCDCK) different from f_{SYS} to make D3BFR, DLEBCD and D2BLP signal.


LCDCK can be selected from the low frequency oscillator (fs: 32.768kHz) or timer out (TA3OUT) outputs from internal 8bit timer circuit (TMRA23) by EMCCR0<TA3LCDE>. After reset, this bit is cleared to "0" and low frequency oscillator is selected.

LCDC timing figure in the case of 240 seg × 120 com and BYTE mode is shown in Figure 3.13.6, Figure 3.13.7.

The table of tLP (D2BLP pin cycle) by the number of segments and the common number and CPU stop timer (tsrop) stop ratio are shown in Table 3.13.2 and ffp (Frame frequency) by the common number is shown in Table 3.13.3 and Table 3.13.4.

The example of a 240 seg × 120 com LCD connection circuit is shown Figure 3.13.8.

The circuit that can correspond without especially adding an external circuit outside is built into even when the command for LCDD is written (Read is prohibited). Please refer to Figure 3.13.5. When these signals are outputted from CS0, set P63FC3<P60F3>, and when these signals are outputted from CS2C, set P6FC3<P65F3>. Please refer the section of "Port 6".



Note: When LCLK mode selected, CS signal out OR gate (Original CS signal and WR/HWR signal) CS signal is not ouptut when read.

3.13.4.2 Settlement to frame frequency function

TMP91C016 defines so-called frame period (Refresh interval for LCD panel) by the value set in fFP [8:0]. DLEBCD pin outputs pulse every frame period. D3BFR pin usually outputs the signal inverts polarity every frame period.

Basic frame period; DLEBCD signal, is made according to the resister ffp [8:0] setting mentioned before. However this ffp [8:0] setting is generally equal to common number, frame period can be corrected by increasing ffp [8:0] with ease.

The equation can calculate frame period.

Frame period = LCDCK/(D × fFP) [Hz] D: constant for each common (Table 3.13.3)

FFP: setting of FFP [8:0] resister

LCDCK: source clock of LCD

(Low clock is usually selected)

Please select the value of fFP [8:0] as the frame period you want to set in the Table 3.13.3.

Note: Please make the value set to f_{FP} [8:0] into the following range:

COM(common number) \leq f_{FP} \leq 320

Example 1: In the case where frame period is set to 72.10 Hz by 240 coms.

 $f_{FP} = 240 \text{ (COM)} + 63 = 303 = 12\text{FH (by Table 3.13.3)}$

Therefore, LCDCTL<FP8> = 1 and LCDFFP<FP7:0> = 2FH are set up.

LCDCTL Register

LCDCTL (0363H)	
(0363H)	

_				\sim					
	/	7	6	5	[∨] 4	3	2	1	0
ΓL	Bit symbol	LCDON	-		BUS1	BUS0	MMULCD	FP8	START
H)	Read/Write	R/W	R/W	R/W	R/W	∧ R/W	R/W	R/W	R/W
	After reset	0	o (0	0	//0	0	0	0
	Function	DOFF (SR, RAM mode) 0: OFF 1: ON	Always write 0	Always write 0	Data bus wi (SR mode) 00: 8 bits (B 01: 4 bits (N 10: 1 bit (Bi	yte mode) ibble mode)	Setting direct RAM 0: OFF 1: ON	Setting bit 8 for fFP	Start control (SR mode) 0: Stop 1: Start

LCDFFP Register

LCDFFP (0364H)

	7	6	5	4	3	2	1	0
Bit symbol	FP7	FP6	FP5	FP4	FP3	FP2	FP1	FP0
Read/Write	\mathcal{L}	R/W						
After reset)	0						
Function		Setting bit 7 to 0 for f _{FP}						

3.13.4.3 Timer out LCDCK

LCD source clock (LCDCK) can select low frequency (XT1, XT2: 32.768 [kHz]) or timer out (TA3OUT) outputs from internal TMRA23.

Example2: Here indicates the method that frame period is set 70 [Hz] by selecting TA3OUT for source clock of LCD. (fc = 6 [MHz], 120CQM)

The next equation calculates frame period.

Frame period = $1/(t_{LP} \times f_{FP})$ [Hz] t_{LP} : The period of D2BLP

Source clock for LCDC defines as XT [Hz] and then this tup represents

 $t_{LP} = D/XT$

D: the value is 3.5 at 120 COM

Therefore if you set the frame period at 70 [Hz] under 120 COM,

 $XT = 120 \times 3.5 \times 70$

= 29400 [Hz]

XT should be above value.

In order to make XT = 29400 [Hz] under fc = 6 [MHz] with ϕ T1 of timer3,

 $1/XT = (TA3REG) \times 2 \times 8/fc$ [s]

(TA3REG): the value of timer register in

short, $XT = fc/(TA3REG) \times 2 \times 8)$ [Hz](

However (TA3REG) is 12.75 after calculate, it's impossible to set the value under a decimal point.

So if (TA3REG) is set 0CH, XT = 31250 [Hz]. And because of D = 3.5,

Frame period = $31250/(120 \times 3.5)$

= 4.404 [Hz]

Further if fFP is 127 (COM + 7) with correction,

Frame period = $31250/(127 \times 3.5)$

₹ 79.30 ... [Hz]

Reference: To maintain quality for display, please refer to following value for each gray scale.

> (You have to use settlement of frame frequency function, frame invert adjustment function and timer out LCDCK.)

Monochrome: Frame period = 70 [Hz]






Figure 3.13.7 Timing Diagram for SR Mode (Detail)

64 68 80 100 120 128 144 160 200 240 Unit com com com com com com com com com com XT number of counts for t_{IP} 6.5 4.0 2.5 6.0 5.0 3.5 3.0 2.5 2.0 1.5 making: D 76.3 -61/.0 T_{LP} 198.4 183.1 152.6 91.6 76.3 45.8 122.1 106.8 μS 32 seg Тѕтор μS CPU stop rate 0.3 0.3 0.4 0.5 0.6 0.6 < 0.8 (8.0 1.0 1.3 % 64 seg **T**STOP 1.2 μS CPU stop rate 1.6 0.6 0.6 8.0 1.3 1.6 1.9 2.6 % 1.0 1.1 Тѕтор 1.5 80 seq μS CPU stop rate 1.9 0.7 8.0 1.0 1.2 1.4 1.6 1.9 2.4 3.2 % 120 seg Тѕтор 2.2 μS CPU stop rate 1.2 1.5 2.4 2.9 ^3.6. 4.9 1.1 1.8 2.1 2.9 % 128 seg Тѕтор 2.4 μS CPU stop rate 2.2 / 2.6 1.2 1.3 1.6 1.9 3.1 3.1 3.9 4.9 % Тѕтор 160 seg 3.0 μS CPU stop rate 1.5 1.6 1.9 2.4 2.8 3.2 3.9 3,9 4.9 6.5 % 4.4 240 seg TSTOP μS CPU stop rate 2.2 2.4 2.9 3.6 4.2 4.9 5.8 5.8 7.3 9.7 % 320 seg **T**STOP μS CPU stop rate 3.0 3.2 3.9 4.9 5.5 6.5 7.8 8.5 9.7 12.9 % 360 seg **T**STOP 6.7 μS CPU stop rate 3.4 3.6 4.4 5.5 6.2 7.3 8.7 8.7 10.9 14.6 %

Table 3.13.2 Performance Listing for Each Segment and Common Number

Note 1: The above time distance are value which used $f_{FPH} = 27$ [MHz], $f_{S} = 32.768$ [kHz].

Note 2: CPU stop time t_{STOP}: A value is value when reading a transmitting memory by 0 waits in the byte write/byte read mode. The value becomes × 1.5 in Nibble write mode and × 4.5 in Bit write mode. Details, see the "state/cycle" is each type timing table.

The time required to the transmission start accompanied by bus opening demand is not included in the above-mentioned numerical value.

Note 3: t_{IP} can be calculated in the following formulas.

 $t_{LP} = D/32768 [s]$

(Example) In case of 240 com, $t_{LP} = 1.5/32768 = 45.8$ [µs] because of D = 1.5



Table 3.13.3 f_{FP} Table for Each Common Number (1/2)

D	6.5	6.0	5.0	4.0	3.5	3.0	2.5	2.5	2.0	1.5
СОМ	64	68	80	100	120	128	144	160	200	240
COM + 0	78.77	80.31	81.92	81.92	78.02	85.33	91.02	81.92	81.92	91.02
COM + 1	77.56	79.15	80.91	81.11	77.37	84.67	90.39	81.41	81.51	90.64
COM	76.38	78.02	79.92	80.31	76.74	84.02	89.78	80.91	81).1)1	90.27
COM	75.24	76.92	78.96	79.53	76.12	83.38	89.16	80.41	80.71	89.90
COM	74.14	75.85	78.02	78.77	75.50	82.75	88.56	79.92	80.31	89.53
COM	73.06	74.81	77.10	78.02	74.90	82.13	87.97	79.44	79.92	89.16
COM	72.02	73.80	76.20	77.28	74.30	81.51	87,38	78.96	79.53	88.80
COM	71.00	72.82	75.33	76.56	73.72	80.91	86.80	78:49	79.15	88.44
COM	70.02	71.86	74.47	75.85	73.14	80.31	86.23	78.02	78.77	88.09
COM	69.06	70.93	73.64	75.16	72.58	79.73	85.67	77.56	78.39	87.73
COM + 10	68.12	70.02	72.82	74.47	72.02	79.15	85.11	77.10	78.02	87.38
COM	67.22	69.13	72.02	73.80	71.47	78.58	84.56	76.65	77.65	87.03
COM	66.33	68.27	71.23	73.14	70.93	78,02/	84.02	76.20	(77.28)	86.69
COM	65.47	67.42	70.47	72.50	70.39	77.47	83.49	75.76	76.92	86.35
COM	64.63	66.60	69.72	71.86	69.87	76.92	82.96	75.33	76.56	86.01
COM	63.81	65.80	68.99	71.23	69,35	76.38	82.44	74,90	76.20	85.67
COM	63.02	65.02	68.27	70.62	68.84	75,85	81.92	74.47	75.85	85.33
COM	62.24	64.25	67.56	70.02	68.34	75.33	81.41	74.05~	75.50	85.00
COM	61.48	63.50	66.87	69.42	67.84	74.81	80.91	73,64	75.16	84.67
COM	60.74	62.77	66.20	68.84	67.35	74.30	80.41	73.22	74.81	84.34
COM + 20	60.01	62.06	65.54	68.27	66.87	73.80	79.92	72.82	74.47	84.02
COM	59.31	61.36	64.89	67.70	66.40	73.31	79.44	72.42	74.14	83.70
COM	58.62	60.68	64.25	67.15	65.93	72.82	78.96	72.02	73.80	83.38
COM	57.95	60.01	63.63	(66.60)	65.47	72.34	78.49	71.62	73.47	83.06
COM	57.29	59.36	63.02	66.06	65.02	71.86	78.02	71.23	73.14	82.75
COM	56.64	58.72	62.42	65.54	64.57	71.39	77.56	70.85	72.82	82.44
COM	56.01	58.10	61.83	J65.02	64.13 〈	70.93	77.10	70.47	72.50	82.13
COM	55.40	57.49	61.25	64.50	63.69	70.47	76.65	70.09	72.18	81.82
COM	54.80	_56.89	60.68	64.00	63.26	70.02	76.20	69.72	71.86	81.51
COM	54.21//	56.30	60.12	63.50	62.83	△ 69.57	75.76	69.35	71.55	81.21
COM + 30	53,63	55.73	59.58	63.02	62.42	69.13	75.33	68.99	71.23	80.91
COM	53.07	5 5.16	59.04	62.53	62.00	68.70	74.90	68.62	70.93	80.61
COM	52.51	54.61	58.51 〈	62.06	61.59	68.27	74.47	68.27	70.62	80.31
COM	51.97	54.07	58.00	61.59	61.19	67.84	74.05	67.91	70.32	80.02
COM <	51.44	53.54	57.49	61.13	60.79	67.42	73.64	67.56	70.02	79.73
COM	50.92	53.02	56.99	60.68	60.40	67.01	73.22	67.22	69.72	79.44
COM	50.41	52.51	56.50	60.24	60.01	66.60	72.82	66.87	69.42	79.15
сом ((49.91	52.01	56.01	59.80	59.63	66.20	72.42	66.53	69.13	78.86
COM //	49.42	51.52	55.54	59.36	59.25	65.80	72.02	66.20	68.84	78.58
COM + 39	48.94	51,04	(55.07)	58.94	58.88	65.41	71.62	65.87	68.55	78.30

Note: fp can be calculated in the following formulas.


 $f_{FP} = 32768/(D \times FP) [Hz]$

(Ex) In case of 120 com, <FP8:0> = 131,

 $f_{FP} = 32768/(3.5 \times 131) = 71.5 \text{ [Hz]}$

Table 3.13.4 f_{FP} Table for Each Common Number (2/2)

D 6.5 6.0 5.0 4.0 3.5 3.0 2.5 2.5 2.0 COM 64 68 80 100 120 128 144 160 200 COM+40 48.47 50.57 54.61 58.51 58.51 65.02 71.23 65.54 68.27 COM 48.01 50.10 54.16 58.10 58.15 64.63 70.85 65.21 67.98 COM 47.56 49.65 53.72 57.69 57.79 64.25 70.47 64.89 67.70 COM 47.11 49.20 53.28 57.29 57.44 63.88 70.09 64.57 67.42 COM 46.68 48.76 52.85 56.89 57.09 63.50 69.72 64.25 67.42 COM 45.83 47.91 52.01 56.11 56.40 62.77 68/99 63.63 66.87 COM 45.61 47.08 51.20	78.02 77.74 77.47 77.19 76.92 76.65 76.38 76.12 75.85 75.59 75.33 75.07 74.81
COM + 40 48.47 50.57 54.61 58.51 58.51 65.02 71.23 65.54 68.27 COM 48.01 50.10 54.16 58.10 58.15 64.63 70.85 65.21 67.98 COM 47.56 49.65 53.72 57.69 57.79 64.25 70.47 64.89 67.70 COM 47.11 49.20 53.28 57.29 57.44 63.88 70.09 64.57 67.42 COM 46.68 48.76 52.85 56.89 57.09 63.50 69.72 64.25 67.15 COM 46.25 48.33 52.43 56.50 56.74 63.14 69.35 83.94 66.87 COM 45.83 47.91 52.01 56.11 56.40 62.77 68.99 63.63 66.60 COM 45.42 47.49 51.60 55.73 56.06 62.42 68.62 63.32 66.33 COM 44.61 <t< td=""><td>78.02 77.74 77.47 77.19 76.92 76.65 76.38 76.12 75.85 75.59 75.33 75.07 74.81</td></t<>	78.02 77.74 77.47 77.19 76.92 76.65 76.38 76.12 75.85 75.59 75.33 75.07 74.81
COM 48.01 50.10 54.16 58.10 58.15 64.63 70.85 65.21 67.98 COM 47.56 49.65 53.72 57.69 57.79 64.25 70.47 64.89 67.70 COM 47.11 49.20 53.28 57.29 57.44 63.88 70.09 64.57 67.42 COM 46.68 48.76 52.85 56.89 57.09 63.50 69.72 64.25 67.15 COM 46.25 48.33 52.43 56.50 56.74 63.14 69.35 63.94 66.87 COM 45.83 47.91 52.01 56.11 56.40 62.77 68.99 63.63 66.60 COM 45.42 47.49 51.60 55.73 56.06 62.42 68.62 63.32 66.33 COM 44.61 46.68 50.80 54.98 55.40 61.71 67.91 62.71 65.80 COM 43.84 45.	77.74 77.47 77.19 76.92 76.65 76.38 76.12 75.85 75.59 75.33 75.07 74.81
COM 47.56 49.65 53.72 57.69 57.79 64.25 70.47 64.89 67.70 COM 47.11 49.20 53.28 57.29 57.44 63.88 70.09 64.57 67.42 COM 46.68 48.76 52.85 56.89 57.09 63.50 69.72 64.25 67.15 COM 46.25 48.33 52.43 56.50 56.74 63.14 69.35 63.94 66.87 COM 45.83 47.91 52.01 56.11 56.40 62.77 68/99 63.63 66.60 COM 45.42 47.49 51.60 55.73 56.06 62.42 68.62 63.32 66.33 COM 45.01 47.08 51.20 55.35 55.73 62.06 68.27 63.02 66.06 COM 44.61 46.68 50.80 54.98 55.40 61.71 67.91 62.71 65.80 COM 43.84 45.	77.47 77.19 76.92 76.65 76.38 76.12 75.85 76.59 75.33 75.07 74.81
COM 47.11 49.20 53.28 57.29 57.44 63.88 70.09 64.57 67.42 COM 46.68 48.76 52.85 56.89 57.09 63.50 69.72 64.25 67.15 COM 46.25 48.33 52.43 56.50 56.74 63.14 69.35 63.94 66.87 COM 45.83 47.91 52.01 56.11 56.40 62.77 68.99 63.63 66.60 COM 45.42 47.49 51.60 55.73 56.06 62.42 68.62 63.32 66.33 COM 45.01 47.08 51.20 55.35 55.73 62.06 68.27 63.02 66.06 COM 44.61 46.68 50.80 54.98 55.40 61.71 67.91 62.71 65.80 COM 43.84 45.89 50.03 54.25 54.75 61.26 62.12 65.54 COM 43.46 45.51 49.	77.19 76.92 76.65 76.38 76.12 75.85 75.59 75.33 75.07 74.81
COM 46.68 48.76 52.85 56.89 57.09 63.50 69.72 64.25 67.15 COM 46.25 48.33 52.43 56.50 56.74 63.14 69.35 63.94 66.87 COM 45.83 47.91 52.01 56.11 56.40 62.77 68.99 63.63 66.60 COM 45.42 47.49 51.60 55.73 56.06 62.42 68.62 63.32 66.33 COM 45.01 47.08 51.20 55.35 55.73 62.06 68.27 63.02 66.06 COM 44.61 46.68 50.80 54.98 55.40 61.71 67.91 62.71 65.80 COM 44.82 46.28 50.41 54.61 55.07 61.36 67.56 62.42 68.54 COM 43.84 45.89 50.03 54.25 54.75 61.02 67.22 62.12 65.52 COM 43.09 45.	76.92 76.65 76.38 76.12 75.85 75.59 75.33 75.07 74.81
COM 46.25 48.33 52.43 56.50 56.74 63.14 69.35 63.94 66.87 COM 45.83 47.91 52.01 56.11 56.40 62.77 68.99 63.63 66.60 COM 45.42 47.49 51.60 55.73 56.06 62.42 68.62 63.32 66.33 COM 45.01 47.08 51.20 55.35 55.73 62.06 68.27 63.02 66.06 COM 44.61 46.68 50.80 54.98 55.40 61.71 67.91 62.71 65.80 COM 43.84 45.89 50.03 54.25 54.75 61.02 67.22 62.12 65.27 COM 43.46 45.51 49.65 53.89 54.43 60.68 66.87 61.83 65.02 COM 43.09 45.13 49.28 53.54 54.12 60.35 66.53 61.54 64.76 COM 42.72 44.	76.65 76.38 76.12 75.85 75.59 75.33 75.07 74.81
COM 45.83 47.91 52.01 56.11 56.40 62.77 68/99 63.63 66.60 COM 45.42 47.49 51.60 55.73 56.06 62.42 68.62 63.32 66.33 COM 45.01 47.08 51.20 55.35 55.73 62.06 68.27 63.02 66.06 COM 44.61 46.68 50.80 54.98 55.40 61.71 67.91 62.71 65.80 COM + 50 44.22 46.28 50.41 54.61 55.07 61.36 67.56 62.42 65.54 COM 43.84 45.89 50.03 54.25 54.75 61.02 67.22 62.12 65.27 COM 43.46 45.51 49.65 53.89 54.43 60.68 66.87 61.83 65.02 COM 43.09 45.13 49.28 53.54 54.12 60.36 66.53 61.54 64.76 COM 42.72 <t< td=""><td>76.38 76.12 75.85 75.59 75.33 75.07</td></t<>	76.38 76.12 75.85 75.59 75.33 75.07
COM 45.42 47.49 51.60 55.73 56.06 62.42 68.62 63.32 66.33 COM 45.01 47.08 51.20 55.35 55.73 62.06 68.27 63.02 66.06 COM 44.61 46.68 50.80 54.98 55.40 61.71 67.91 62.71 65.80 COM + 50 44.22 46.28 50.41 54.61 55.07 61.36 67.56 62.42 65.54 COM 43.84 45.89 50.03 54.25 54.75 61.02 67.22 62.12 65.27 COM 43.46 45.51 49.65 53.89 54.43 60.68 66.87 61.83 65.02 COM 43.09 45.13 49.28 53.54 54.12 60.35 66.53 61.54 64.76 COM 42.72 44.77 48.91 53.19 53.81 60.01 66.20 61.25 84.50 COM 42.36 <t< td=""><td>76.12 75.85 75.59 75.33 75.07 74.81</td></t<>	76.12 75.85 75.59 75.33 75.07 74.81
COM 45.01 47.08 51.20 55.35 55.73 62.06 68.27 63.02 66.06 COM 44.61 46.68 50.80 54.98 55.40 61.71 67.91 62.71 65.80 COM + 50 44.22 46.28 50.41 54.61 55.07 61.36 67.56 62.42 65.54 COM 43.84 45.89 50.03 54.25 54.75 61.02 67.22 62.12 65.27 COM 43.46 45.51 49.65 53.89 54.43 60.68 66.87 61.83 65.02 COM 43.09 45.13 49.28 53.54 54.12 60.35 66.53 61.54 64.76 COM 42.72 44.77 48.91 53.19 53.81 60.01 66.20 61.25 64.50 COM 42.36 44.40 48.55 52.85 53.50 59.69 65.87 60.68 64.25 COM 41.66 <t< td=""><td>75.85 75.59 75.33 75.07 74.81</td></t<>	75.85 75.59 75.33 75.07 74.81
COM 44.61 46.68 50.80 54.98 55.40 61.71 67.91 62.71 65.80 COM + 50 44.22 46.28 50.41 54.61 55.07 61.36 67.56 62.42 65.54 COM 43.84 45.89 50.03 54.25 54.75 61.02 67.22 62.12 65.27 COM 43.46 45.51 49.65 53.89 54.43 60.68 66.87 61.83 65.02 COM 43.09 45.13 49.28 53.54 54.12 60.35 66.53 61.54 64.76 COM 42.72 44.77 48.91 53.19 53.81 60.01 66.20 61.25 64.50 COM 42.36 44.40 48.55 52.85 53.50 59.69 65.87 60.96 64.25 COM 42.01 44.04 48.19 52.51 53.19 59.36 65.54 60.68 64.00 COM 41.66 <t< td=""><td>75.59 75.33 75.07 74.81</td></t<>	75.59 75.33 75.07 74.81
COM + 50 44.22 46.28 50.41 54.61 55.07 61.36 67.56 62.42 65.54 COM 43.84 45.89 50.03 54.25 54.75 61.02 67.22 62.12 65.27 COM 43.46 45.51 49.65 53.89 54.43 60.68 66.87 61.83 65.02 COM 43.09 45.13 49.28 53.54 54.12 60.35 66.53 61.54 64.76 COM 42.72 44.77 48.91 53.19 53.81 60.01 66.20 61.25 64.50 COM 42.36 44.40 48.55 52.85 53.50 59.69 65.87 60.96 64.25 COM 42.01 44.04 48.19 52.51 53.19 59.36 65.54 60.68 64.00 COM 41.66 43.69 47.84 52.18 52.89 59.04 65.21 69.40 63.75 COM 40.99 <t< td=""><td>75.33 75.07 74.81</td></t<>	75.33 75.07 74.81
COM 43.84 45.89 50.03 54.25 54.75 61.02 67.22 62.12 65.27 COM 43.46 45.51 49.65 53.89 54.43 60.68 66.87 61.83 65.02 COM 43.09 45.13 49.28 53.54 54.12 60.36 66.53 61.54 64.76 COM 42.72 44.77 48.91 53.19 53.81 60.01 66.20 61.25 64.50 COM 42.36 44.40 48.55 52.85 53.50 59.69 65.87 60.96 64.25 COM 42.01 44.04 48.19 52.51 53.19 59.36 65.54 60.68 64.00 COM 41.66 43.69 47.84 52.18 52.89 59.04 65.21 60.40 63.75 COM 40.99 43.00 47.15 51.85 52.60 58.72 64.89 60.12 63.50 COM 40.66 42.	75.07 74.81
COM 43.46 45.51 49.65 53.89 54.43 60.68 66.87 61.83 65.02 COM 43.09 45.13 49.28 53.54 54.12 60.35 66.53 61.54 64.76 COM 42.72 44.77 48.91 53.19 53.81 60.01 66.20 61.25 64.50 COM 42.36 44.40 48.55 52.85 53.50 59.69 65.87 60.96 64.25 COM 42.01 44.04 48.19 52.51 53.19 59.36 65.54 60.68 64.00 COM 41.66 43.69 47.84 52.18 52.89 59.04 65.21 60.40 63.75 COM 41.32 43.34 47.49 51.85 52.60 58.72 64.89 60.12 63.50 COM 40.99 43.00 47.15 51.52 52.30 58.41 64.57 59.85 63.26 COM 40.60 42.	74.81
COM 43.09 45.13 49.28 53.54 54.12 60.35 66.53 61.54 64.76 COM 42.72 44.77 48.91 53.19 53.81 60.01 66.20 61.25 64.50 COM 42.36 44.40 48.55 52.85 53.50 59.69 65.87 60.96 64.25 COM 42.01 44.04 48.19 52.51 53.19 59.36 65.54 60.68 64.00 COM 41.66 43.69 47.84 52.18 52.89 59.04 65.21 60.40 63.75 COM 41.32 43.34 47.49 51.85 52.60 58.72 64.89 60.12 63.50 COM 40.99 43.00 47.15 51.52 52.30 58.41 64.57 59.85 63.26 COM + 60 40.66 42.67 46.81 51.20 52.01 58.10 64.25 59.58 63.02 COM 40.01 <t< td=""><td>\sim</td></t<>	\sim
COM 42.72 44.77 48.91 53.19 53.81 60.01 66.20 61.25 64.50 COM 42.36 44.40 48.55 52.85 53.50 59.69 65.87 60.96 64.25 COM 42.01 44.04 48.19 52.51 53.19 59.36 65.54 60.68 64.00 COM 41.66 43.69 47.84 52.18 52.89 59.04 65.21 60.40 63.75 COM 41.32 43.34 47.49 51.85 52.60 58.72 64.89 60.12 63.50 COM 40.99 43.00 47.15 51.52 52.30 58.41 64.57 59.85 63.26 COM + 60 40.66 42.67 46.81 51.20 52.01 58.10 64.25 59.58 63.02 COM 40.33 42.34 46.48 50.88 51.73 57.79 63.63 59.04 62.53 COM 40.01 <t< td=""><td>7/1 56</td></t<>	7/1 56
COM 42.36 44.40 48.55 52.85 53.50 59.69 65.87 60.96 64.25 COM 42.01 44.04 48.19 52.51 53.19 59.36 65.54 60.68 64.00 COM 41.66 43.69 47.84 52.18 52.89 59.04 65.21 60.40 63.75 COM 41.32 43.34 47.49 51.85 52.60 58.72 64.89 60.12 63.50 COM 40.99 43.00 47.15 51.52 52.30 58.41 64.57 59.85 63.26 COM + 60 40.66 42.67 46.81 51.20 52.01 58.10 64.25 59.58 63.02 COM 40.33 42.34 46.48 50.88 51.73 57.79 63.94 59.31 62.77 COM 40.01 42.01 46.15 50.57 51.44 57.49 63.63 59.04 62.53	/ //4.50
COM 42.01 44.04 48.19 52.51 53.19 59.36 65.54 60.68 64.00 COM 41.66 43.69 47.84 52.18 52.89 59.04 65.21 69.40 63.75 COM 41.32 43.34 47.49 51.85 52.60 58.72 64.89 60.12 63.50 COM 40.99 43.00 47.15 51.52 52.30 58.41 64.57 59.85 63.26 COM + 60 40.66 42.67 46.81 51.20 52.01 58.10 64.25 59.58 63.02 COM 40.33 42.34 46.48 50.88 51.73 57.79 63.94 59.31 62.77 COM 40.01 42.01 46.15 50.57 51.44 57.49 63.63 59.04 62.53	74.30
COM 41.66 43.69 47.84 52.18 52.89 59.04 65.21 60.40 63.75 COM 41.32 43.34 47.49 51.85 52.60 58.72 64.89 60.12 63.50 COM 40.99 43.00 47.15 51.52 52.30 58.41 64.57 59.85 63.26 COM + 60 40.66 42.67 46.81 51.20 52.01 58.10 64.25 59.58 63.02 COM 40.33 42.34 46.48 50.88 51.73 57.79 63.94 59.31 62.77 COM 40.01 42.01 46.15 50.57 51.44 57.49 63.63 59.04 62.53	74.05
COM 41.32 43.34 47.49 51.85 52.60 58.72 64.89 60.12 63.50 COM 40.99 43.00 47.15 51.52 52.30 58.41 64.57 59.85 63.26 COM + 60 40.66 42.67 46.81 51.20 52.01 58.10 64.25 59.58 63.02 COM 40.33 42.34 46.48 50.88 51.73 57.79 63.94 59.31 62.77 COM 40.01 42.01 46.15 50.57 51.44 57.49 63.63 59.04 62.53	73.80
COM 40.99 43.00 47.15 51.52 52.30 58.41 64.57 59.85 63.26 COM + 60 40.66 42.67 46.81 51.20 52.01 58.10 64.25 59.58 63.02 COM 40.33 42.34 46.48 50.88 51.73 57.79 63.94 59.31 62.77 COM 40.01 42.01 46.15 50.57 51.44 57.49 63.63 59.04 62.53	73.55
COM + 60 40.66 42.67 46.81 51.20 52.01 58.10 64.25 59.58 63.02 COM 40.33 42.34 46.48 50.88 51.73 57.79 63.94 59.31 62.77 COM 40.01 42.01 46.15 50.57 51.44 57.49 63.63 59.04 62.53	73.31
COM 40.33 42.34 46.48 50.88 51.73 57.79 63.94 59.31 62.77 COM 40.01 42.01 46.15 50.57 51.44 57.49 63.63 59.04 62.53	73.06
COM 40.01 42.01 46.15 50.57 51.44 57.49 63.63 59.04 62.53	72.82
	72.58
0014 00 00 44 00 45 00 70 00 71 10 75 10 75 75 75 75 75 75 75 75 75 75 75 75 75	72.34
COM 39.69 41.69 45.83 50.26 51.16 57.19 63.32 58.78 62.30	72.10
COM 39.38 41.37 45.51 49.95 50.88 56.89 63.02 58.51 62.06	71.86
COM 39.08 41.06 45.20 49.65 50.61 56.59 62.71 58.25 61.83	71.62
COM 38.78 40.76 44.89 49.35 50.33 56.30 62.42 58.00 61.59	71.39
COM 38.48 40.45 44.58 49.05 50.07 56.01 62.12 57.74 61.36	71.16
COM 38.19 40.16 44.28 48.76 49.80 55.73 61.83 57.49 61.13	70.93
COM 37.90 39.86 43.98 48.47 49.54 55.45 61.54 57.24 60.91	70.70
COM + 70 37:62 39.57 43.69 48:19 49.28 / 55.16 61.25 56.99 60.68	70.47
COM 37.34 39.29 43.40 47.91 49.02 54.89 60.96 56.74 60.46	70.24
COM 37.07 39.01 43.12 47.63 48.76 54.61 60.68 56.50 60.24	70.02
COM 36.80 38.73 42.83 47.35 48.51 54.34 60.40 56.25 60.01	69.79
COM 36.53 38.46 42.56 47.08 48.26 54.07 60.12 56.01 59.80	69.57
COM 36.27 38.19 42.28 46.81 48.01 53.81 59.85 55.78 59.58	69.35
COM 36.01 37.93 42.04 46.55 47.77 53.54 59.58 55.54 59.36	69.13
COM 35,75 37.66 41.74 46.28 47.52 53.28 59.31 55.30 59.15	
COM 35.50 37.41 41.48 46.02 47.28 53.02 59.04 55.07 58.94	68.91
COM 35.25 37.15 41.22 45.77 47.05 52.77 58.78 54.84 58.72	
COM+80 35.01 36.90 40.96 45.51 46.81 52.51 58.51 54.61 58.51	68.91



Note: Other circuit is necessary for LCD drive power supply for LCD driver display.

Figure 3.13.8 Interface Example for Shift Register Type LCD/Driver

a. Setting example: In case of use 240 seg × 240 com, 8-bit bus width LCD driver.

In case of store 7200 bytes transfer data to LCD driver in built-in RAM (1000H to 2c1FH). (PDCR), 1FH LDSetting control terminal (LCDSAL), 11H ; Select SR mode TD $\vec{\Gamma}\vec{D}$ (LCDSAH), 00H Source start address = 1000H (LCDSIZE), 96H ĽD $5240 \operatorname{seg} \times 240 \operatorname{com}$ ΥĎ (LCDFFP), 308 $f_{FP} = 70.93 \text{ Hz}$ (LCDCTL), 81H LD; Byte mode FP = 70.93 Hz, ; LCDON, Transfer start D0 D1 D2 D3 D4 D5 D6 D Segment

Relation display panel and display memory (in case of above setting)

b. Transfer time by data bus width

Data bus width of LCD driver can be selected either of byte/nibble/bit by LCDCTL<BUS1:0>. And that cycle is selectable, type A, type B and type C. Each type have each timing, for detail, look for timing table.

Readout bus width of source is selectable 8 bits or 16 bits, without concern to bus width of LCD driver.

WAIT number of the read cycle is 0 waits in case of built-in RAM and works by setting value of CS/WAIT controller in case of external RAM.

c. LCDC operation in HALT mode

When LCDC is working, CPU executes HALT instruction and changes in HALT mode, LCDC continue operation if CPU in HDLE2 mode. But LCDC stops in case of IDLE1, STOP mode.

Note: It need to set the same bus width setting of display RAM, CSWAIT controller and LCDCTL2<RAMBUS>.

Table 3.13.5 Timing Table Each Type

Read Bus	Type	Write	Set Up Time	Hold Time	D1BSCP	D1BSCP	State/Cycle
Width	.) 0	Mode			Pulse Width	Cycle	Clare, Cycle
Byte	Α	Byte	0.5x	1.0x	1.5x	4.0x	4.0x
		Nibble	0.5x	1.0x	1.0x	2.0x	6.0x
		Bit	0.5x	1.0x	1.0x	2.0x)
	В	Byte	1.0x	0.5x	2.0x	4.0x	4.0x
		Nibble	1.0x	0.5x	1.0x	(2.0x \	6.0x
		Bit	1.0x	0.5x	1.0x	2:0x	18.0x
	С	Byte	1.0x	2.5x	1.5x	6.0x	6.0x
		Nibble	1.0x	1.5x	2.5x	5.0x	10.0x
		Bit	1.0x	1.0x	1.0x	2.0x	20.0x
Word	Α	Byte	0.5x	1.0x	1.0x	2.0x	6.0x
		Nibble	0.5x	1.0x	1.0x	2.0x	(10.0x)
		Bit		No support.	Please use byte	read mode	
	В	Byte	1.0x	0.5x	(//1.0x)	2.0x	6.0x
		Nibble	1.0x	0.5x	1.0x	2.0x	10.0x
		Bit		No support.	read mode	70/	
	С	Byte	1.0x	1,5x	1.5x	3.0x	8.0x
		Nibble	1.0x	1.5x	2.5x	5.0x	20.0x
		Bit		No support.	Please use byte	read mode	
		·	•		/	O / .	

Note: Number in above table shows f_{FPH} clock cycle, for example, in case of 27 MHz frequency Xin-Xout, 1.00 equal 37 ns.

Above table doesn't show to guarantee the time, it shows outline. For details, look for AC TIMING at after page.




Figure 3.13.9 Definition of Specification




Figure 3.13.10 Byte Read from RAM and Byte Write to LCDD




Figure 3.13.11 Byte Read from RAM and Nibble Write to LCDD




Figure 3.13.12 Byte Read from RAM and Bit Write to LCDD




Figure 3.13.13 Word Read from RAM and Byte Write to LCDD




Figure 3.13.14 Word Read from RAM and Nibble Write to LCDD

3.13.4.4 RAM Built-in Type LCD Driver Control Mode (RAM mode)

Data transmission to LCD driver is executed by move instruction of CPU.

After setting mode of operation to control register, when move instruction of CPU is executed LCDC outputs chip select signal to LCD driver connected to the outside from control pin (D1BSCP etc.). Therefore control of data transmission numbers corresponding to LCD size is controlled by instruction of CPU. There are 2 kinds of addresses of LCD driver in this case, and which is chosen determines by LCDCTL <MMULCD> register.

It corresponds to LCD driver which has every 1 byte of instruction register and display data register in LCD driver at the time of <\M\ULCD> = 0. Please make the transmission place address at this time into either of FEOH to FE7FH. (Figure 3.13.2 references)

It corresponds to address direct writing type LCD driver at the time of <MMULCD> = 1.

The transmission place address at this time can also assign the memory area of 3C0000H to 3FFFFF to four area for every 64 Kbytes. (Figure 3.13.2 references)

The example of a setting is shown as follows and connection example is shown in Figure 3.13.6 (1) at the time below. [<MMULCD> = 0]

Setting example: In case of use 80 seg × 65 com LCD driver.

Assign external column driver to LCDC0 and row driver to LCDR0.

This example used LD instruction in setting of instruction and used burst function of micro DMA by soft start in setting of display data.

```
In case of store 650 bytes transfer data to LCD
driver in built-in RAM (1000H to 1289H).
```

```
; Setting external terminal
  LD
          (PDCR), 19H
                            CE for LCDC0: D1BSCP,
                            ; LE for LCDR0: DLEBCD,
                           Setting for DOFF
                            Setting for LCDC
          (LCDSAL), 00H/
  ^{\rm LD}
                           Select RAM mode
  LĐ
          (LCDCTL), 80H ; LCDON
```

Setting for mode of LCDC0/LCDR0


LD

LD (LCDCoL), XX ; Setting instruction for LCDC0 LD(LCDR0L), XX ; Setting instruction for LCDR0

(DMAR), 01H

; Setting for micro DMA and INTTC (ch0) ; Source address INC mode LDA,08H DMAM0, A LDC Γ WA,650 Count = 650LDC ÐMAC0, WA ĽĎ XWA, 1000H ; Source address = 1000HLDC DMAS0, XWA LDXWA, 0FE1H ; Destination address = FE1H (LCDC0H) LDC DMAD0, XWA LD (INTETC01), 06H; INTTC0 level = 6EILD(DMAB), 01H ; Burst mode

; Soft start



Note: Other circuit is necessary for LCD drive power supply for LCD driver display:

Figure 3.13.15 Interface Example for RAM Built-in Type LCD Driver




Figure 3.13.16 Example of Access Timing for RAM Built-in Type LCD Driver (Wait = 0)

3.14 Melody/Alarm Generator (MLD)

TMP91C016 incorporates melody function and alarm function, both of which are output from the MLDALM pin. Five kinds of fixed cycle interrupts are generated by the 15-bit free-run counter which is used for alarm generator.

Features are as follows.

Melody generator

The Melody function generates signals of any frequency (4 Hz to 5461 Hz) based on low-speed clock (32.768 kHz) and outputs several signals from the MLDALM pin.

By connecting a loud speaker outside, Melody tone can sound easily.

• Alarm generator

The Alarm function generates eight kinds of alarm waveform having a modulation frequency (4096 Hz) determined by the low-speed clock (32.768 kHz). And this waveform is able to invert by setting a value to a register.

By connecting a loud speaker outside, Alarm tone can sound easily.


And also five kinds of fixed cycle (1 Hz, 2 Hz, 64 Hz, 512 Hz, 8192 Hz) interrupts are generated by the free-run counter which is used for alarm generator.

Special mode


It is assigned <TA3LCDE> at bit0 and <TA3MLDE> at bit1, of EMCCR4 register (00E7hex). These bits are used when you want to operate LCDD and MELODY circuit without low frequency clock (XTIN, XTQUT). After reset these two bits set to 0 and low clock is supplied each LCDD and MELODY circuit. If you write these bits to 1, TA3 (Generate by timer 3) is supplied each LCDD and MELODY circuit. In this case, you should set 32 kHz timer 3 frequency. For detail, look AC specification characteristics.

This section is constituted as follows.

- 3.14.1 Block Diagram
- 3.14.2 Control Registers
- 3.14.3 Operational Description
 - 3.14.3.1) Melody Generator
 - 3.14.3.2 Alarm Generator



3.14.1 Block Diagram



3.14.2 Control Registers

ALM R Register

ALM (0330H)

	7	6	5	4	3	2	1	0	
Bit symbol	AL8	AL7	AL6	AL5	AL4	AL3 <	AL2	AL1	
Read/Write		RW							
After reset		0							
Function		Setting alarm pattern							

MELALMC Register

MELALMC (0331H)

					`			
	7	6	5	4	3	2	1	0
Bit symbol	FC1	FC0	ALMINV	-	- ((-)	-	MELALM
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0		0	0	6	0	0	6
Function	Free-run co	unter control	Alarm		Output			
	00: Hold		Waveform	Always write 0				waveform
	01: Restart		invert	($(// \land)$	~		select
	10: Clear		1: Invert	\	()	\Diamond		0: Alarm
	11: Clear ar	nd start					1	1: Melody
				17	. \		/	\ _ /

Note 1: MELALMEC<FC1> is read always 0.

Note 2: When setting MELALMC register except <FC1:0> during the free-run counter is running, <FC1:0> is kept 01.

MELFL Register

MELFL (0332H)

	7	6	<u></u>	\\ 4	/3	2	1	0
Bit symbol	ML7	ML6	ML5	ML4	/ (ML3	ML2	ML1	ML0
Read/Write		R/W						
After reset								
Function		Setting melody frequency (Lower 8 bits)						

MELFH Register

MELFH (0333H)

	7 (7/6\	5	4	3	2	1	0
Bit symbol /	MELON	Z			✓ML11	ML10	ML9	ML8
Read/Write	R/W	$\sqrt{}$		#		R/V	V	
After reset	/0	\int_{D}	1	J		0		
Function	Control melody counter 0: Stop and clear 1: Start	\(\frac{1}{2}\)			Setting	melody frequ	ency (Upper	4 bits)

ALMINT Register

ALMINT (0334H)

	(7/	(6)	5	4	3	2	1	0
Bit symbol	X	$\widetilde{\mathcal{J}}$	-	IALM4E	IALM3E	IALM2E	IALM1E	IALM0E
Read/Write	4	/	R/W	R/W				
After reset		\oint	0	0				
Function			Always write 0	1: Interrupt enable for INTALM4 to INTALM0				

3.14.3 Operational Description

3.14.3.1 Melody Generator

The Melody function generates signals of any frequency (4 Hz to 5461 Hz) based on low-speed clock (32.768 kHz) and outputs the signals from the MLDALM pin.

By connecting a loud speaker outside, Melody tone can sound easily.

(Operation)

At first, MELALMC<MELALM> have to be set as "1" in order to select melody waveform as output waveform from MLDALM. Then melody output frequency has to be set to 12-bit register MELFH, MELFL.

Followings are setting example and calculation of melody output frequency.

(Formula for calculating of melody waveform frequency)

at fs = 32.768 [kHz]

Melody output waveform

 $f_{MLD}[Hz] \neq 32768/(2 \times N + 4)$

Setting value for melody

 $N = (16384/f_{MLD}) - 2$

(Note: N = 1 to 4095 (001H to FFFH), 0 is not acceptable)

(Example program)

In case of outputting "La" musical scale (440 Hz)

LD (MELALMC), 11X00001B

; Select melody waveform

LD (MELFL), 23H

N = 16384/440 - 2 = 35.2 = 023H

LD (MELFH), 80H

Start to generate waveform

(Refer to "Basic musical scale setting table")

٠.	Busier	magradi spare screining t	
	Scale	Frequency [Hz]	Register Value: N
	С	264	03CH
	P	297	035H
_		330	030H
	F	352	O2DH
	6	396 \)) 027H
/	/ A	440	023H
/	В	495	01FH
	Č	528	01DH

3.14.3.2 Alarm Generator

The Alarm function generates 8 kinds of alarm waveform having a modulation frequency 4096 Hz determined by the low-speed clock (32.768 kHz). And this waveform is reversible by setting a value to a register.

By connecting a loud speaker outside, Alarm tone can sound easily.

Five kinds of fixed cycle (1 Hz, 2 Hz, 64 Hz, 512 Hz, 8 kHz) interrupts are generate by the free-run counter which is used for alarm generator.

(Operation)

At first, MELALMC<MELALM> have to be set as "0" in order to select alarm waveform as output waveform from MLDALM. Then "10" be set on MELALMC<FC1:0> register, and clear internal counter. Finally alarm pattern has to be set on 8-bit register of ALM. If it is inverted output-data, set <ALMINV> as invert.

Followings are example program, setting value of alarm pattern and waveform of each setting value

(Setting value of alarm pattern)

eform
rn
rn
rn ((/
in /
ro/
rn \
rn //
m/
d
et)

(Example program)

In case of outputting AL2 pattern (31.25 ms/8 times/1 s)

LD (MELALMC), COH

; Set output alarm waveform


; Free-run counter start

; Set AL2 pattern, start

(ALM), 02H



Example: Waveform of alarm pattern for each setting value: not invert)



3.15 Voltage Level Detector

This function has 3-channel input voltage and reference voltage. Each channel can set own some voltage level and also have interrupt generator. These voltage level compare circuit (Voltage detector) are included in this LSI.

It shows Figure 3.15.1, Figure 3.15.2 and Figure 3.15.3 block diagram of 3-channel voltage level detector (VLD0 to VLD2).

These 3-channel VLD input can use also general purpose I/O port (Port B).







Figure 3.15.1 Block Diagram of Voltage Level Detector 0 (VLD0)





3.15.1 SFR

Voltage level detector are controlled 3 registers: VLDCR0, VLDCR1 and VLDCR2. And the interruption can be controlled by voltage compare result.



Note: This register can't read and modify and write, because <VLD0IN> bit have different means between write data and read data.

Figure 3.15.4 VLD Mode Control 0 Register

VLD Mode Control Register

VLDCR1 (0441H)

	7	6	5	4	3	2	1	0
Bit symbol	V1EN	-	INT1EN	VLD1IN	-	V12	V11	V10
Read/Write	R/W	R/W	R/W	R/W	R/W	4	R/W	
After reset	0	0	0	0	0	0	>0	0
Function	Voltage	Always	Interrupt	Detect	Always	Detect	level setting	register
	detect	write 0	enable	voltage	write 0		00H to 04H	~
	start flag		flag	result and			5 steps	
				clear write	(/ { }	
	0: Disable		0: Disable	0: Normal	· ·			
	1: Enable		1: Enable	1: Voltage				
				low		()	\supset	

VLD1 detector voltage setting

000 2.2 V

001 2.3 V

010 2.4 V

101 2.5 V

100 2.6 V

101 to 111 Prohibition

Detect voltage compare result (Only 0 data write OK)

0 Input voltage > Detect voltage

Input voltage < Detect voltage

Interrupt enable/disable

0 Interrupt disable

1 Interrupt enable

Voltage detect start

0 Voltage compare turn off

1 Voltage compare turn on

Note: This register can't read and modify and write, because <VLD1IN> bit have different means between write data and read data.



VLD Mode Control Register 2

7 6 5 4 3 2 1 0 VLDCR2 Bit symbol V2EN INT2EN VLD2IN V21 V20 (0442H) Read/Write R/W R/W R/W R/W R/W R/W R/W >0 After reset 0 0 0 Detect Level setting Function Voltage Always Interrupt Detect Always write 0 detect write 0 enable voltage register 00H to 02H result and start flag flag 3 steps clear write 0: Disable 0: Disable 0: Normal 1: Enable 1: Enable 1: Voltage low VLD2 detector voltage setting 1.7V 2.6 V 10 2.9 V Prohibition Detect voltage compare result (Only) 0 data write OK) Input voltage > Detect voltage Input voltage < Detect voltage Interrupt enable/disable Interrupt disable Interrupt enable Voltage detect start Voltage compare turn off

Note: This register can't read and modify and write, because <VLD2IN> bit have different means between write data and read data.

Voltage compare turn on

Figure 3.15.6 VLD Mode Control 2 Register

VLD Control Register 2 7 6 5 4 3 2 VLDCTL Bit symbol XT1VSEL VLD2USE VLD1USE VLD0USE (0449H) Read/Write W R/W R/W R/W After reset 0 0 0 0 Function 0: Vcc 0: VLD not 0: VLD not 0: VLD not 1: Vref use use use 1: VLD 1:VLD 1: VLD use use use VLD2 function control VLD function don't use VLD function use Note: If even one of VLD0 to 2 use VLD function, others port function cant use output mode. It can only input mode. Low frequency oscillator's (XT1, XT2) power source Vcc Vref Figure 3.15.7 VLD Control Register

3.15.2 Explanation of Function

Preferences

It select that does not use whether PB port is used as VLD with a register of low rank 3 bits of VLDCTR.

(1) Comparison reference voltage

Firstly, It supplies on VREF pin 1.5 V, reference voltage. Each voltage level detector compare with the reference voltage and the voltage input from each VLD terminal. Setting of detect level is decided by doing a partial pressure of the voltage input from VLD terminal. And only VLD0 can set reference voltage to 0.9 V, and can compare the voltage value too to 0.9 V to 1.4 V.

It can OFF with detector about the voltage comparison device and resistor divider circuit and a switch between VLDGND by writing in 0 at each VLDCR* <V*EN> bit. And, if it start from disable condition of VLD circuit, it must need first write <V*EN> to 1 and next wait about 1ms set-up time (no related with system clock frequency) and next write VLDCR* <INT*EN> to 1, or first read VLDCR* <VLD*IN> data and use of detect result.

* (Asterisk) shows 0, 1 and 2 (3 channels)

(2) A selection of voltage level detector

A selection of three voltage level detector is different from next setting voltage detection level by a purpose of use.

Main battery voltage detection (VLDCR0<V0EN>=\1)

Detection voltage range is 0.9 V to 2.6 V. The voltage comparison of totaled 18 level is possible by 0.1 V step.

Sub-battery voltage detection for back-up (VLDCR1<V1EN> = 1)

Detection voltage range is 2.2 V to 2.6 V. The voltage comparison of totaled 5 level is possible by 0.1 V step.

CPU-power source battery (VLDCR2<V2EN> = 1)

Detection voltage points are 1.7 V, 2.6 V and 2.9 V.

(3) The voltage comparison start

At first, It set detect level of VLD, and movement starts the voltage comparison by establishing 1 in VLDCR* <V*EN>. VLDCR* <INT*EN> can know comparison result afterwards after) progress more than (1mS between fixed time whether I establish 1 and wait for the interrupt input by leading VLDCR* <VLD*IN>.

It maintain the result by the comparison result control circuit after I became less than detect level that established it once, and having detect the voltage fall. It establish $0 \rightarrow 1$ in VLDCR* <INT*EN> when let interrupt reflect the next comparison update result, and update becomes possible in clearing current maintenance result. It need to check result by all means when do not clear detect level and need to confirm current search result. In particular VLDCR* <INT*EN> establishes 1 already, and interrupt does not occur when detecting the voltage fall from starting detection when does not execute the above-mentioned clear (0: Off \rightarrow 1: On light of interrupt flag) once.

* (Asterisk) shows 0, 1 and 2 (3 channels)

(4) The voltage level comparison and comparison result interrupt

Next 3 are prepared in interrupt generated by comparison result of three VLD. INTVLD0, INTVLD1 and INTVLD2 can mask own interrupt at source level, but at interrupt circuit, these interruptions are recognized as non-maskable interruption. Because it is the non-maskable interruption entirely, interrupt level is fixed in 7. Besides, as non-maskable interruption, there are NMI terminal and watchdog timer. And I accept interrupt according to default priority when interrupt request of same level occurred simultaneously. Please refer to the control of interrupt controller in detail.

(5) VLD comparison time

Comparison state per 1 channel is 8064 states (1 ms at fFPH = 16 MHz).

(6) Housing and readout of VLD comparison result

VLD voltage comparison result is stored in <VLD*IN>: bit4 of VLDCR0 to VLDCR2. It is stored away successively from the moment that established I in <INT*EN> to <VLD*IN> after movement started it by establishing 1 in <V*EN> of VLD mode control register.

VLD comparison result housing flag <VLD*IN> shows VLD comparison result. When the voltage falls than setting detect value the input voltage from VLD* terminal this flag, 1 is led, and 0 is led when higher than setting detect value.

And this comparison result leads the output result of VLD. It is updated during data comparison movement at any time, and data will change, but the contents which data changed into last when comparison movement was stopped are maintained. On this account I can clear these data. In other words a write of 0 data becomes possible (Impossible a write of 1 data).

This signal comes to demand interrupt for CPU and, as for the interrupt, it is done edge interrupt request with a signal after it was controlled with a gate for interrupt permission flag.

I ask for the voltage setting, movement, interrupt to establish it by the following

When setting detect voltage


- Mask to interruption
- Disable VLD operation
- Change value
 - Enable VLD operation
- Need set up time (More 1 ms)
 - \ Clear write <VLD*IN>
- Release interruption mask

Note: * shows 0, 1 and 2 (3 channels)

Setting example

a. In case of setting that seems to jump to VLD0 interrupt (INTVLD0) handling routine, compare the analog input voltage of VLD0 terminal the voltage, and fall than detect voltage which the result analog input voltage established

b. In case of setting the voltage comparison result of analog input voltage of VLD1 terminal is led, and VLD1 cuts in by handling routine to continue, and (INTVLD1) is validated, and to wait for interrupt outbreak from comparison result



3.15.3 Special Function Explanation of VLD

VLD circuit is different from the usual voltage search, and a special function is included. This circuit is called interval operation function, and it operates the following movement.

It is movement to repeat movement and standstill by the interval when interval operation function established each VLD. Without utilizing CPU and timer, VLD movement that reduced consumption electric current can come true.




Figure 3.15.8 Interval Operation Example

Clearing the flag in the stop state of interval operation function should be executed after voltage detect start flag (VLDCRx < VxEN >) is disabled same as normal operation.



7 6 5 4 3 2 1 0 HPCTST1 Bit symbol TIM21 TIM20 TIM11 TIM10 TIM01 TIM00 (0445H) Read/Write R/W After reset 0 0 0 0 0 0 VLD1 (for back-up) VLD2 (for CPU) √VLD0 (for main) Function Always write 0 Sampling time Sampling time Sampling time VLD0, VLD1, VLD2 interval time setting TIM*1.TIM*0 Detect time Interval time 1.95 ms (1.96×8) ms 1.95 ms 01 $(1.96 \times 16) \text{ ms}$ 10 1.95 ms $(1.96 \times 32) \text{ ms}$ <1√ \11 1.95 ms (1.96 × 64) ms Figure 3.15.9 VLD Special Function Register 1 7 6 5 4 3 0 2 HPCTST2 SAM_1 SAM_0 Bit symbol SAM_2 (0446H) R/W Read/Write R/W R/W After reset o/ 0 0 0 0 0 VLD2 VLD1 VLD0-Function Always write 0 Always write 0 0: Normal 0: Normal 0. Normal 1: Interval 1: Interval 1: Interval VLD0, VLD1, VLD2 continue/interval control Normal (Continues mode) Interval Figure 3.15.10 VLD Special Function Register 2

3.16 Data Horizontal and Vertical Conversion Circuit

This LSI built in data horizontal and vertical conversion (HVC) circuit.

Horizontal and vertical can convert data of maximum 8*8 bit into. Horizontal and vertical of data of character ROM are the functions that a burden of software is lightened in case converted into.

It shows Figure 3.16.1 block diagram HVC.




Figure 3.16.1 Block Diagram HVC

3.16.1 SFR

There is each H/V conversion register A for H/V converter to store away H/V conversion data (HVREGA0 to HVREGA7), H/V conversion register B (HVREGB0 to HVREGB7) 8. It show Figure 3.16.2 to Figure 3.16.5 HVC registers.

HVC Register A 0 3 6 HVRA04 HVRÁØ2 /HWRA01 HVRA07 HVRA06 HVRA05 HVRA03 HVRA00 **HVREGA0** Bit symbol (0450H) Read/Write After reset HVC data housing Function HVC Register A 1 6 3 **HVREGA1** HVRA14 HVRA11 HVRA17 HVRA16 HVRA15 HVRA12 HVRA10 /HVR/A13 Bit symbol (0451H) Read/Write R/W/ After reset Function HVC data housing HVC Register A 2 7 6 5 3 2 0 HVRA22 HVRA21 HVRA27 HVRA26 HVRA25 HVRA24 HVRA23 HVRA20 HVREGA2 Bit symbol (0452H) Read/Write R/W After reset Function HVC data housing HVC Register A 3 7 6 5 4 /3 2 1 0 HVRA34 HVREGA3 Bit symbol HVRA37 HVRA36 HVRA35 HVRA33 HVRA32 HVRA31 HVRA30 (0453H) Read/Write R/W.) After reset/ HVC data housing Function Figure 3.16.2 HVC Register 1

				HVC R€	egister A 4								
		7	6	5	4	3	2	1	0				
HVREGA4	Bit symbol	HVRA47	HVRA46	HVRA45	HVRA44	HVRA43	HVRA42	HVRA41	HVRA40				
(0454H)	Read/Write				R/	/W							
ļ	After reset		0										
ļ	Function				HVC data	a housing							
								(C)	_				
				HVC Re	egister A 5			<u> </u>					
		7	6	5	4	3 <	2//))1	0				
HVREGA5	Bit symbol	HVRA57	HVRA56	HVRA55	HVRA54	HVRA53	HVRA52	HVRA51	HVRA50				
(0455H)	Read/Write		RW (
	After reset		0										
	Function				HVC data	a housing							
				HVC Re	egister A 6		>						
		7	6	5	4	Y(3))	2 <>		0				
HVREGA6	Bit symbol	HVRA67	HVRA66	HVRA65	HVRA64	HVRA63	HVRA62	HVRA61	HYRA60				
(0456H)	Read/Write				R/	W		7 /					
	After reset	Γ			1	0	$\overline{}$	~ ·					

HVC Register A 7

Function

HVREGA7 (0457H)

	7	6	5	4 /	(3	2	1	0
Bit symbol	HVRA77	HVRA76	HVRA75	HVRA74	HVRA73	HVRA72	HVRA71	HVRA70
Read/Write				R/	w			
After reset				, ()	/		
Function		((\	\	HVC data	a housing			
				_	. \			

HVC data housing

Figure 3.16.3 HVC Register 2

HVC Data Register B 0

HVREGB0
(0458H)

	7	6	5	4	3	2	1	0	
Bit symbol	HVRB07	HVRB06	HVRB05	HVRB04	HVRB03	HVRB02	HVRB01	HVRB00	
Read/write		RW ^							
After reset		0							
Function				HVC dat	ta housing				

HVC Data Register B 1

HVREGB1 (0459H)

	7	6	5	4	3 <	/ 5 _\ \	<i>))</i> 1	0		
Bit symbol	HVRB17	HVRB16	HVRB15	HVRB14	HVRB13	HVRB12	HVRB11	HVRB10		
Read/Write		RW (
After reset		0								
Function		HVC data housing								

HVC Data Register B 2

HVREGB2 (045AH)

	7	6	5	4 (3)	2🔷	(H)/O				
Bit symbol	HVRB27	HVRB26	HVRB25	HVRB24 HVRB23	HVRB22	HVRB21 HVRB20				
Read/Write		RW								
After reset										
Function				HVC data housing		\mathcal{I}				

HVC Data Register B 3

HVREGB3 (045BH)

	7	6	5	~ 4 /	3	2	1	0
Bit symbol	HVRB37	HVRB36	HVRB35	HVRB34	HVRB33	HVRB32	HVRB31	HVRB30
Read/Write				RΛ	w \\	//		
After reset				0		/		
Function		$\langle C \rangle$	\	HVC data	housing			

Figure 3.16.4 HVC Register 3

HVC Data Register B 4

HVREGB4 (045CH)

	7	6	5	4	3	2	1	0		
Bit symbol	HVRB47	HVRB46	HVRB45	HVRB44	HVRB43	HVRB42	HVRB41	HVRB40		
Read/Write		RW								
After reset		0								
Function		HVC data housing								

HVC Data Register B 5

HVREGB5 (045DH)

	7	6	5	4	3 <	2///	1	0	
Bit symbol	HVRB57	HVRB56	HVRB55	HVRB54	HVRB53	HVRB52 HVF	RB51	HVRB50	
Read/Write		R/W							
After reset		0							
Function				HVC data	a housing				

HVC Data Register B 6

HVREGB6 (045EH)

	7	6	5	4 (// 3)	2 (1) 0					
Bit symbol	HVRB67	HVRB66	HVRB65	HVRB64 HVRB63	HVRB62 HVRB61 HVRB60					
Read/Write		RW								
After reset		0								
Function			<	HVC data housing						

HVC Data Register B 7

HVREGB7 (045FH)

	7	6	< 5 \	\rightarrow 4	$\sqrt{3}$	2	1	0
Bit symbol	HVRB77	HVRB76	HVRB75	HVRB74	HVRB73	HVRB72	HVRB71	HVRB70
Read/Write			\sim	R	W			
After reset					0			
Function				HVC dat	a housing	/		

Figure 3.16.5 HVC Register 4

3.16.2 Operation Explanation

Conversion result is stored away by HVREGB register when did a light of data to do H/V conversion to HVREGA register. The data which did a light begin to be read when led HVREGA register then. However, It is different from the data which a light did even if HVREGA register was led when did a light of HVREGB register after having done a light of HVREGA register. It operate the same movement about HVREGB register.

It shows Table 3.16.1 "Relation of HVC Data".

Table 3.16.1 Relation of HVC Data

_						2/	/	
Bit	7	6	5	4	3	$\left(\begin{array}{c}2\end{array}\right)$	1	0
HVREGB7	HVRA77	HVRA67	HVRA57	HVRA47	HVRA37	HVRA27	HVRA17	HVRA07
HVREGB6	76	66	56	46	36	26	1,6	06
HVREGB5	75	65	55	45	∕35	25	_15	05
HVREGB4	74	64	54	44	34	24	14	04
HVREGB3	73	63	53	43	33	≥ 23	13) 03
HVREGB2	72	62	52	42	(// 32)	22	() 1/2/	02
HVREGB1	71	61	51	41	31/	21	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\) <i>)</i> 01
HVREGB0	70	60	50	40 (30	20	10	00
•	A	*	A	(*)	*	(^ ~	△	

HVREGA7<> HVREGA6<> HVREGA5<> HVREGA4<> HVREGA3<> HVREGA2<> HVREGA1<> HVREGA0<>

4. Electrical Characteristics

4.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Power supply voltage	Vcc	-0.5 to 4.0	> 1/2
Input voltage	VIN	-0.5 to Vcc + 0.5	
Output current	IOL	2	
Output current	IOH	-2	
Output current (total)	ΣΙΟL	80 \	// \\mA
Output current (total)	ΣΙΟΗ	-80	
Power dissipation (Ta = 85°C)	PD	600	mW
Soldering temperature (10 s)	TSOLDER	260	
Storage temperature	TSTG	-65 to 150	°C _
Operating temperature	TOPR	-10 to 70	

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Solderability of lead free products

Test parameter	Test condition	Note
Solderability	Use of Sn-37Pb solder Bath Solder bath temperature = 230°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux Use of Sn-3.0Ag-0.5Cu solder bath Solder bath temperature = 245°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux (use of lead free)	Pass: solderability rate until forming ≥ 95%



4.2 DC Characteristics (1/2)

	Parameter	Symbol	Condit	tion	Min	Typ. (Note 1)	Max	Unit
Pow	er supply voltage		fc = 2 to 27 MHz	fs =	2.7		3.6	
,	AVCC = DVCC)	VCC	fc = 2 to10 MHz	30 to 34 kHz	1.8			
,	AVSS = DVSS = 0 V)			_	_		>	
Pow	er supply voltage	VREF	3.6 ≥ Vcc ≥ 1.8 V	<u>′</u>	-	1.5	_	
	D0 to D15	VIL	Vcc ≥ 2.7 V			\rightarrow	0.6	
	P52 to PD7 (except RESET, P52, P72,		Vcc < 2.7 V		$\setminus \setminus \setminus \setminus \setminus$		0.2 Vcc	
age		VIL1	Vcc ≥ 2.7 V				0.3 Vcc	
/olts	P74, P9, PB3, PB4, PB5, PC4, PC5) RESET, P52, P72, P74, P9, PB3, PB4,		Vcc < 2.7 V	- (>	0.2 Vcc	
NC NC	PB5, PC4, PC5	VIL2	Vcc ≥ 2.7 V		-0.3		0.25 Vcc	
nput low voltage	FB3, FC4, FC3		Vcc < 2.7 V Vcc ≥ 2.7 V				0.15 Vcc	
du	AM0 to AM1	VIL3	Vcc ≥ 2.7 V	4	\rightarrow	<	0.3	,
			Vcc ≥ 2.7 V		>	R	0.2 Vcc	
	X1	VIL4	Vcc < 2.7 V	((// 1	^		0.1 Vcc	
			3.6 ≥ Vcc ≥ 3.3 V		2.4	7	(//)	V
	D0 to D15	VIH	3.3 > Vcc ≥ 2.7 V		2.0	11	10/	•
			Vcc < 2/7 V	\rightarrow	0.7 Vçc	7		
age	P52 to PD7 (except RESET, P52, P72,		Vcc ≥ 2.7 V	\supset	0.7 Vcc			
Input high voltage	P74, P9, PB3, PB4, PB5, PC4, PC5)	VIH1	Voc < 2.7 V		0.8 Vcc			
igh	RESET, P52, P72, P74, P9, PB3, PB4,	1/11/10	Vc¢ ≥ 2.7 V		0.75 Vcc		Vcc + 0.3	
nt h	PB5, PC4, PC5	VIH2	Vcc < 2.7 V		0.85 Vce	/		
lub	ANA . ANA .	\(\(\)	Vcc ≥ 2.7 V		Vcc - 0.3			
	AM0 to AM1	VIH3	Vcc < 2.7 V		Vcc - 0.3			
	X1	VIH4	Vcc ≥ 2.7 V		0.8 Vcc			
	^ 1	VIIV4	Vcc < 2.7 V		0.9 Vcc	-		
Outr	out low voltage		IOL = 1.6 mA	\(\text{Vcc} ≥ 2.7 \text{ V}	*		0.45	
Outp	Tut low voltage	, VOL	IOL = 0.4 mA	Vcc < 2.7 V			0.15 Vcc	
Outp	out high voltage	VOH	$IOH = -400 \mu A$ $IOH = -200 \mu A$	Vcc ≥ 2.7 V Vcc < 2.7 V	Vcc – 0.3 0.8 Vcc			
			1011 = -200 LIA	VCC < 2.1 V	0.0 000			

4.2 DC Characteristics (2/2)

Parameter	Symbol	Condition	Min	Typ. (Note 1)	Max	Unit
Input leakage current	ILI	0.0 ≤ VIN ≤ Vcc	<	0.02	±5	μА
Output leakage current	ILO	$0.2 \le VIN \le Vcc - 0.2$		0.05	±5	μΛ
RESET pull-up resistor	RRST	2.7 ≤ Vcc ≤ 3.6 V	80		y 400	kΩ
TCOLT pull up resistor	KKOT	Vcc = 2 V ± 10%	200		1000	NS 2
Pin capacitance	CIO	fc = 1 MHz		\sum_{λ}	10	pF
Schmitt width		Vcc ≥ 2.7 V	0.4	0.9		
(RESET, INT3, OPTRX0, NMI, KI0 to KI7, INT0, INT1, INT2, RXD1, SCLK1/CTS1)	VTH	Vcc < 2.7 V	0.3	0.7		V
Programmable pull-up resistor	DIZLIA	2.7 ≤ Vcc ≤ 3.6 V	80	200	400	
(P53, P56, P60 toP67, P70 to P71, P73, PD0 to P7)	RKH1	Vcc = 2 V ± 10%	200		1000	
Programmable pull-up resistor (P90 to P97, PB0 to PB2, PB4 to PB5, P52,	RKH2	2.7 ≤ Vcc ≤ 3.6 V	60	180	350	
P72, PC4 to PC5)	TUTE	Vcc = 2 V ± 10%	180		900	kΩ
Programmable pull-up resistor (PB3 at Vcc)		2.7 ≤ Vcc ≤ 3.6 V	50 🗸	167	/	11.3.2
-5	RKH3	Vcc = 2 V ± 10%	120		1 900	
Programmable pull-up resistor (PB3 at Vss)		2,7 ≤ Vcc ≤ 3.6 V	400	7 1000	2000	
, , , , , , , , , , , , , , , , , , , ,		Voc = 2 V ± 10%	800	$\langle \gamma \rangle$	4500	
Programmable pull-down resistor	RKL	2.7 ≤ Vcc ≤ 3.6 V	80	200	600	
(P72, PB4 to PB5, PC4 to PC5)		Vcc = 2 V ± 10%	(200/		1000	
NORMAL (Note 2)	. (2.7 ≤ Vcc ≤ 3.6 V	L.	/ 11.0	15.0	
IDLE2		fc = 27 MHz	$\overline{}$	4.5	6.7	mA
IDLE1				1.5	2.9	
NORMAL (Note 2)		Vcc = 2 V ± 10%	//	2.5	3.5	
IDLE2		fc = 10 MHz	/	1.0	1.4	mA
IDLE1	\nearrow \land	(Typ.: Vcc = 2.0 V)	*	0.3	0.6	
SLOW (Note 2)	Icc \	2.7 ≤ Vcc ≤ 3.6 V		15.0	30.0	
IDLE2		fs = 32.768 kHz		6.0	23.0	μА
IDLE1				2.5	20	
SLOW (Note 2))	Vcc = 2V ± 10%		9.0	20	
IDLE2	_	fs=32.768 kHz		4.0	15	μΑ
IDLE1		(Typ.: Vcc = 2.0 V)		1.0	10	
STOP	_	1.8 ≤ Vcc ≤ 3.6 V		0.3	10	μΑ
XT: VREF power operation	loc Iref	VREF = 1.5 V		0.8	1.2	μА

Note 1: Typical values are for when Ta = 25°C and Vcc = 3.3 V unless otherwise noted.

Note 2: loc measurement conditions (Normal, Slow):

All functions are operational; output pins are open and input pins are fixed. Data and address bus CL = 30 pF loaded.

Note 3: All Icc specifications are VREF = 1.5 V and fs power = VREF condition.

4.3 AC Characteristics

(1) Vcc = 2.7 to 3.6 V

No.	Parameter	Symbol	Vari	able	f _{FPH} = 3	27 MHz	Unit
INO.	i didilicici	Symbol	Min	Max	Min	Max	Offic
1	f _{FPH} period (= x)	t _{FPH}	37.0	31250	37.0		ns
2	A0 to A23 valid $\rightarrow \overline{RD} / \overline{WR} fall$	t _{AC}	x – 23		14	$\bigcup_{i=1}^{\infty}$	ns
	SR mode (LCDC DMA case: READ only)		1.5x – 13		32		ns
3	$\overline{\text{RD}} \text{ rise} \rightarrow \text{A0 to A23 hold}$	tCAR	0.5x - 13		(\(\sqrt{5} \)		ns
4	$\overline{\text{WR}} \text{ rise} \rightarrow \text{A0 to A23 hold}$	t _{CAW}	x – 13	7	24		ns
	$\overline{\rm DS} \ \mbox{rise} ightarrow {\rm A0} \ \mbox{to A23 hold}$		x – 13		24		ns
5	A0 to A23 valid \rightarrow D0 to D15 input	t _{AD}		3.5x - 24	$\bigcup Y$	105	ns
6	\overline{RD} fall \rightarrow D0 to D15 input	t _{RD}		2,5x-24		68	ns
	SR mode (LCDC DMA case)			2:0x - 24	\rightarrow	50	ns
7	RD low width	t _{RR}	2.5x – 15		77		ns
	SR mode (LCDC DMA case)		2.0x - 15	7/^~	59 /		ns
8	\overline{RD} rise \rightarrow D0 to A15 hold	tHR	0	$(\langle \ \rangle)$			ns
9	WR low width	t _{WW}	2.0x - 15		59	75///	ns
	DS Low Width		2.0x - 15		59		ns
10	D0 to D15 valid $\rightarrow \overline{WR}$ rise	t _{DW}	1.5x - 35	*	(20	\	ns
	D0 to D15 valid $\rightarrow \overline{DS}$ rise		1.5x - 35		20	/	ns
11	$\overline{\text{WR}} \text{ rise} \rightarrow \text{D0 to D15 hold}$	t _{WD}	x - 25		7)12		ns
	$\overline{\text{DS}}$ rise \rightarrow D0 to D15 hold	7	x→25		// 1/2)		ns
12	A0 to A23 valid $ ightarrow \overline{\text{WAIT}} $ input (1 + N) WAIT mode	taw		3.5x - 60		69	ns
13	\overline{RD} / \overline{WR} fall \rightarrow \overline{WAIT} hold (1 + N) WAIT mode	t _{CW}	2.5x + 0		92		ns
	SR mode (LCDC DMA case: READ only)		2.0x + 0		74		ns
14	A0 to A23 valid → Port input	taph		3.5x - 89	/	40	ns
15	A0 to A23 valid → Port hold	t _{APH2}	3.5x		129		ns
16	A0 to A23 valid → Port valid	tAPO		3.5x + 60		189	ns

AC measuring conditions

• Output level: High = 0.7 Vcc, Low = 0.3 Vcc, CL=50 pF

• Input level: High = 0.9 Vcc, Low = 0.1 Vcc

Note: Symbol "x" in the above table means the period of clock "f_{FPH}", it's half period of the system clock "f_{SYS}" for CPU core. The period of f_{FPH} depends on the clock gear setting or the selection of high/low oscillator frequency.




(2) $Vcc = 2.0 V \pm 10\%$

No.	Parameter	Symbol	Vari	able	f _{FPH} = 1	I0 MHz	Unit
140.	i alametei	Symbol	Min	Max	Min	Max	OTILL
1	f _{FPH} period (= x)	t _{FPH}	100	31250	100		ns
2	A0 to A23 valid $\rightarrow \overline{RD} / \overline{WR} $ fall	t _{AC}	x - 46		54		ns
	SR mode (LCDC DMA case: READ only)		1.5x – 46		104		ns
3	$\overline{\text{RD}} \text{ rise} \rightarrow \text{A0 to A23 hold}$	tCAR	0.5x -30		20	\mathcal{I}	ns
4	$\overline{\text{WR}}$ rise \rightarrow A0 to A23 hold	t _{CAW}	x - 26		74)	ns
	$\overline{\rm DS}$ rise \rightarrow A0 to A23 hold		x - 26	\wedge	(/7,4 \)		ns
5	A0 to A23 valid \rightarrow D0 to D15 input	t _{AD}		3.5x - 48		302	ns
6	\overline{RD} fall \rightarrow D0 to D15 input	t _{RD}		2.5x - 48		202	ns
	SR mode (LCDC DMA case)			2.0x - 48	_)	152	ns
7	RD low width	t _{RR}	2.5x - 30		220		ns
	SR mode (LCDC DMA case)		2.0x - 30	41) 170		ns
8	\overline{RD} rise \rightarrow D0 to A15 hold	t _{HR}	0		0		ns
9	WR low width	t _{WW}	2.0x - 30	$7/$ $^{\vee}$	170 /		ns
	DS low width		2.0x - 30	(/))	⟨170 \		ns
10	D0 to D15 valid $\rightarrow \overline{WR}$ rise	t_{DW}	1.5x - 70		80 <	70///	ns
	D0 to D15 valid $\rightarrow \overline{DS}$ rise		1.5x - 70		80		ns
11	$\overline{\text{WR}}$ rise \rightarrow D0 to D15 hold	twD	x - 50	~	(50)	\	ns
	$\overline{\rm DS}$ rise $ ightarrow$ D0 to D15 hold		x - 50		50)	ns
12	A0 to A23 valid $\rightarrow \overline{\text{WAIT}}$ input (1 + N) WAIT mode	t _{AW}		3.5x - 120/	$ \longrightarrow $	230	ns
13	$\overline{RD}/\overline{WR}$ fall $\rightarrow \overline{WAIT}$ hold (1 + N) WAIT mode	tcw	2.5x + 0	((// 250		ns
	SR mode (LCDC DMA case: READ only)	40	2.0x + 0		200		ns
14	A0 to A23 valid → Port input	tAPH		3.5x - 178	\	172	ns
15	A0 to A23 valid → Port hold	tARH2	3.5x		350		ns
16	A0 to A23 valid → Port valid	tAPO		3.5x + 120	/	470	ns


AC measuring conditions

• Output level: High = 0.7 V, (Low = 0.3 V, CL = 50 pF






(3) Read cycle



Since the CPU accesses the internal area to read data from a port, the control signals of external pins such as RD and CS are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.



Note: Since the CPU accesses the internal area to write data to a port, the control signals of external pins such as WR and CS are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.

(5) Vcc = 3.0 to 3.6 V

No	Doromotor	Cumbal	Vari	able	27 N	ИНz	Unit
No.	Parameter	Symbol	Min	Max	Min	Max	Unit
1	RAS cycle time	t _{RC}	4.0x		148 <		ns
2	RAS access time	t _{RAC}		3.0x - 35		> 7 6	ns
3	CAS access time	t _{CAC}		1.5x - 30	(26	ns
4	Column address access time	t _{AA}		2.5x - 45	\	48)	ns
5	After $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$ data hold time	t _{OFF1}	0		0		ns
6	RAS pre-charge time	t _{RP}	1.5x – 4		52//	5)	ns
7	RAS pulse width	t _{RAS}	2.5x - 20		73		ns
8	RAS hold time	t _{RSH}	1.0x - 15		22		ns
9	CAS hold time	tCSH	3.0x - 35		76		ns
10	CAS pulse width	t _{CAS}	1.5x – 15		41		ÇS (
11	RAS – CAS delay time	tRCD	1.5x - 30	<1√5x	26	55 📈	ns
12	RAS column address delay time	t _{RAD}	0.5x - 3	0.5x + 20	16	38>	ns
13	CAS – RAS pre-charge time	tCRP	1.0x - 25	7/^~	12		กร
14	CAS pre-charge time	t _{CPD}	2.5x - 35	())	58		ns
15	Row address setup time	t _{ASR}	0.5x - 15		4		/ns
16	Row address hold time	t _{RAH}	0.5x - 7	\rightarrow	12		ns
17	Column address setup time	t _{ASC}	1.0x - 25		12		ns
18	Column address hold time	tCAH	2.0x - 50		24	//	ns
19	Column address RAS read time	tRAL	2.0x – 30		(A4)		ns
20	Write command CAS read time	TCWL	2.0x - 35		(V39))		ns
21	Data output setup time	t _{DS}	0.5x - 17/		2		ns
22	Data output hold time	tDH	2.0x - 35		√ 39		ns
23	Write command setup time	twcs	0.5x - 18)		ns
24	CAS hold time (CAS before RAS)	JCHR*1	2.0x - 50		/ 24		ns
25	RAS pre-charge CAS active time	TRPC	1.5x –∕30		26		ns
26	CAS setup time (CAS before RAS)	t _{CSR*}	0.5x - 2		17		ns
27	RAS pre-charge time (Self refresh)	tRPS*2	4.0x = 16		132		ns
28	CAS hold time (Self refresh)	t _{CHS*2}		7	0		ns
29	Refresh setup time	t _{CFL*}	1.0x - 10		27		ns
30	Refresh hold time	t _{CFH*}	1.0x - 15		22		ns
31	Write command pulse width	twe	2.0x - 40		34		ns
32	Write command hold time	twch	1.5x - 35		21		ns
33	OE access time 1	t _{OAC1}	>	2.5x - 50		43	ns
	OE access time 2	tOAC2		2.0x - 40		34	ns
34	After OE input data hold time	tOFF2	0		0		ns

AC measuring conditions

• Output level: High = 0.7 V, Low = 0.3 V, CL = 50 pF

Input level: High = 0.9 V, Low = 0.1 V


(6) Vcc = 2.7 to 3.6 V

No	Doromotor	Cumbal	Vari	able	27 N	ЛНz	Lloit
No.	Parameter	Symbol	Min	Max	Min	Max	Unit
1	RAS cycle time	t _{RC}	4.0x		148<		ns
2	RAS access time	t _{RAC}		3.0x - 38		73	ns
3	RAS access time	t _{CAC}		1.5x - 38		23	ns
4	Column address access time	t _{AA}		2.5x - 48		45)	ns
5	After $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$ data hold time	t _{OFF1}	0		0		ns
6	RAS pre-charge time	t _{RP}	1.5x - 6		50//	$\langle \rangle$	ns
7	RAS pulse width	t _{RAS}	2.5x - 22				ns
8	RAS hold time	t _{RSH}	1.0x - 18		19		ns
9	CAS hold time	tcsH	3.0x - 33		74		ns
10	CAS pulse width	t _{CAS}	1.5x - 13		39		ns
11	RAS – CAS delay time	tRCD	1.5x - 32	√1.5x	24	53 📈	ns
12	RAS column address delay time	t _{RAD}	0.5x - 5	0.5x + 20	13	36>	ns
13	CAS – RAS pre-charge time	tCRP	1.0x - 27	7/^	10		กร
14	CAS pre-charge time	t _{CPD}	2.5x - 37		56		ns
15	Row address setup time	t _{ASR}	0.5x - 16)	3		ns
16	Row address hold time	t _{RAH}	0.5x - 8	\wedge	10		ns
17	Column address setup time	tasc 📈 (1.0x - 27		10		ns
18	Column address hold time	tCAH	2.0x - 52		22		ns
19	Column address RAS read time	tRAL	2.0x - 32	((42 ^		ns
20	Write command CAS read time	TCWL	2.0x - 37		(\sqrt{37})		ns
21	Data output setup time	tos	0.5x - 17/) 2		ns
22	Data output hold time	tDH	2.0x - 37		37		ns
23	Write command setup time	twcs	0.5x - 18)		ns
24	CAS hold time (CAS before RAS)	JCHR*1	2.0x - 52		/ 22		ns
25	RAS pre-charge CAS active time	TRPC	1.5x / √31		24		ns
26	CAS setup time (CAS before RAS)	t _{CSR*}	0.5x - 2		17		ns
27	RAS pre-charge time (Self refresh)	t _{RPS*2}	4.0x 18		130		ns
28	CAS hold time (Self refresh)	t _{CHS*2}	16	7	0		ns
29	Refresh setup time	t _{CFL*}	1,0x - 10		27		ns
30	Refresh hold time	t _{CFH*}	1.0x – 17		20		ns
31	Write command pulse width	twe	2.0x – 42		32		ns
32	Write command hold time	twch	1.5x - 36		20		ns
33	OE access time1	toac1	>	2.5x - 53		40	ns
	OE access time2	tOAC2		2.0x - 43		31	ns
34	After OE input data hold time	tOFF2	0		0		ns

AC measuring conditions

• Output level: High = 0.7 V, Low = 0.3 V, CL = 50 pF • Input level: High = 0.9 V, Low = 0.1 V


(7) DRAM read/write cycle



Note: CAS wave form in above figure, shows both of LCAS and UCAS.

(8) DRAM refresh cycle

$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ interval refresh cycle



Note: $\overline{\text{CAS}}$ wave form in above figure, shows both of $\overline{\text{LCAS}}$ and $\overline{\text{UCAS}}$.

4.4 VLD Detect Characteristics

VLDVcc = Vcc, VLDGND = Vss

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
VREF current (Note 4)	IREF	3.6 V ≥ Vcc ≥ 2.7 V VREF = 1.5V		0.2	1	μА
Detect voltage accuracy (VLD0) (Note 1)	ADCTV0	$3.6 \text{ V} \ge \text{Vcc} \ge 2.7 \text{ V}$ Vcc $\ge \text{VLD0} \ge \text{VLDGND}$,	VLD0 × 0.98		VLD0 ×1.02	V
Not-detect voltage accuracy (VLD0) (Note1)	NADCTV0	VREF = 1.5 V (Note 2)	VLD0 × 0.98	7/<	VLD0 × 1.02	V
VLD0 current (Note 3)	IVLD0			0.3	/ 1	μА
Detect voltage accuracy (VLD1) (Note 1)	ADCTV1	$3.6 \text{ V} \ge \text{Vcc} \ge 2.7 \text{ V}$ $\text{Vcc} \ge \text{VLD0} \ge \text{VLDGND},$	VLD0× 0.98) /2	VLD0 × 1.02	V
Not-detect voltage accuracy (VLD1) (Note 1)	NADCTV1	VREF = 1.5 V (Note 2)	VLD0 × 0.98	/	VLD0 × 1.02	٧
VLD1 current (Note 3)	IVLD1			0.3	(A)	μA
Detect voltage accuracy (VLD2) (Note 1)	ADCTV2	3.6 V ≥ Vcc ≥ 2.7 V Vcc ≥ VLD0 ≥ VLDGND	VLD0 × 0.98		VLD0 × 1.02	> v
Not-detect voltage accuracy (VLD2) (Note1)	NADCTV2	VREF = 1.5 V (Note 2)	VLD0 × 0.98	> <	VLD0 × 1.02	V
VLD2 current (Note 3)	IVLD2	2(>>		0.3		μА

Note 1: "Detect voltage accuracy" means accuracy of voltage down, "Not-detect voltage accuracy" means accuracy of voltage rise-up.

Note 2: It is prohibit that setting over the Vcc voltage. (Example: Vcc = 2.7 V, Detect Voltage = 2.9 V)

Note 3: It shows highest detect voltage setting by each channel

Note 4: In case detecting voltage only for VLD2 (Vcc = VLD2), the setting "Detecting voltage = 2.6V" is possible.

Note 5: XT (Low-frequency oscillator) operate by Vcc and Vss swing

4.5 Serial Channel Timing (I/O internal mode)

(1) SCLK input mode

Parameter	Symbol	Variab	le	27 MHz		10 MHz		Unit
raiametei	Symbol	Min	Max	Min	Max	Min	Max	Offic
SCLK period	T _{SCY}	16X		0.59		1.6		μS
Output data → SCLK Rising/falling edge*	_	$t_{SCY}/2 - 4X - 110$ (Vcc = 3 V ± 10%)		334		290		ns
	T _{OSS}	$t_{SCY}/2 - 4X - 180$ (Vcc = 2 V ± 10%)	<	(220		ns
SCLK rising/falling edge* → Output data hold	T _{OHS}	t _{SCY} /2 + 2X + 0		370)/2	1000		ns
SCLK rising/falling edge* → Input data hold	T _{HSR}	3X + 10		121		310		ns
SCLK rising/falling edge* → Valid data input	T _{SRD}		tscy-0		592		1600	ns
Valid data input → SCLK rising/falling edge*	T _{RDS}	0		0	\Diamond \wedge	(P)		ns


(2) SCLK output mode

Parameter	Symbol	A	Variable			10-MHz 27 MHz			
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	
SCLK period (Programmable)	T _{SCY}	16X	8192X	1.6	819	0.59	303	μS	
Output data →SCLK rising edge	Toss	t _{SCY} /2 - 40		760		256		ns	
SCLK rising edge \rightarrow Output data hold	TOHS	t _{SCY} /2 40		760		256		ns	
SCLK rising edge \rightarrow Input data hold	THSR))0		\o)		0		ns	
SCLK rising edge \rightarrow Valid data input	TSRD		t _{SCY} /2 - 1X - 180	>	1320		375	ns	
Valid data input → SCLK rising/falling edge*	T _{RDS}	1X + 180		280		217		ns	

Note: SCLK rinsing/falling/edge: The rising edge is used in SCLK rising mode.

The falling edge is used in SCLK falling mode.

Value of 27 MHz and 10 MHz in above table, are that one on t_{SCY} = 16X case



4.6 Interrupt, Capture

(1) $\overline{\text{NMI}}$, INT0 to INT3 interrupts


Parameter	Svmbol	Varia	10 N	ЛНz	27 MHz		Unit	
Farameter	Symbol	Min	Max	Min	Max	-Min	Max	Offic
NMI, INTO to INT3 low level width	tINTAL	4X + 40		440		188	7	ns
$\overline{\text{NMI}}$, INT0 to INT3 high level width	tINTAH	4X + 40		440		188		ns

4.7 SCOUT Pin AC Characteristics


Doromotor	Cymahal	Varial	ole	10 N	ЛHz	27	ИНZ	Condition	المنا ا	
Parameter	Symbol	Min	Max	Min	Max <	Min	Max	Condition	Unit	
1 1 11		0.5T - 10		40		8		Vcc ≥ 2.7 V		
Low level width	tscl	0.5T - 30		20	(C)	/\ \		Vcc < 2.7 V	ns	
High level width		0.5T - 10	·	40	_ (\	<i>)</i> 8	\Diamond	Vcc ≥ 2.7 V		
	tsch	0.5T - 30		20 (_		Vcc < 2.7 V	ns	

Note: T = period of SCOUT

Measuring conditions



4.8 LCD Controller (SR mode)



Read Bus Width	Туре	Write Mode	Set Up Time (t _{DSU})	Hold Time (tDHD)	Clock High Width	Cycle (tc)	State/Cycle
Byte	Α	Byte	$0.5x - \alpha$	1.0x – β	/ (1.5x – γ	4.0x	4.0x
		Nibble	0.5x/- @	1.0x – β	$1.0x - \gamma$	2.0x	6.0x
		Bit	0.5x – α	1.0x – β	1.0x − γ	2.0x	18.0x
	В	Byte	1.0x – α	√ 0.5x – β	2.0x – γ	4.0x	4.0x
		Nibble	(1.0x √a	0.5x – β	1.0x – γ	2.0x	6.0x
		Bit	$\left(1.0x-\alpha\right)$	0.5x – β	1.0x – γ	2.0x	18.0x
	С	Byte	1.θx – α	2.5x – β	1.5x – γ	6.0x	6.0x
		Nibble ($//$ 1.0x – α	1.5x – β	2.5x – γ	5.0x	10.0x
		Bit \	$1.0x - \alpha$	1.0x - β	1.0x – γ	2.0x	20.0x
Word	A//	Byte	$0.5x - \alpha$	1.0x / β)	1.0x – γ	2.0x	6.0x
		Nibble	$\sqrt{0.5x-\alpha}$	1.0x – β	1.0x – γ	2.0x	10.0x
		Bit		No support.	Please use byte i	read mode.	
	В	Byte	$1.0x - \alpha$	0.5x∠β	1.0x – γ	2.0x	6.0x
<i>(</i>	$\langle \rangle$	Nibble	1.0x – α	0.5x – β	1.0x – γ	2.0x	10.0x
	>,ॅ<	Bit		No support.	Please use byte	read mode	
	~ ~ ~	Byte	$1.0x - \alpha$	1.5x – β	1.5x – γ	3.0x	8.0x
		Nibble	$1.0x - \alpha$	1.5x – β	2.5x – γ	5.0x	20.0x
))	Bit		No support.	Please use byte i	read mode.	

^{*} Value of alpha, beta and gamma are showed next page.

No.	Parameter	Symbol	Variab	le	27 N	ЛHz	10 [ИНz	Condition	Unit
INO.	Parameter	Symbol	Min	Max	Min	Max	Min	Max	Condition	Offic
1	D1BSCP rising-up	t _{DSU}	0.50x - 8		10		42		3.6 V ≥ Vcc ≥ 2.7 V	ns
	\rightarrow Data set up time		0.50x - 20		-		30		$Vcc = 2.0 \text{ V} \pm 10\%$	
			1.00x - 8		29		92		3.6 V ≥ Vcc ≥ 2.7 V	
			1.00x - 20		_		80		Vcc=2.0 V ± 10%	
2	D1BSCP falling down	t _{DHD}	0.50x - 8		10		42		3.6 V ≥ Vcc ≥ 2.7 V	
	\rightarrow Data hold time		0.50x - 20		_		30		$\sqrt{\text{Voc}} = 2.0 \text{ V} \pm 10\%$	
			1.00x - 8		32		92		3.6 V ≥ Vcc ≥ 2.7 V	
			1.00x - 20		-		80		Vcc=2.0 V ± 10%	
			1.50x - 8		50		142	((3.6 V ≥ Vcc ≥ 2.7 V	
			1.50x - 20		-		130		$V_{CC} = 2.0 \text{ V} \pm 10\%$	
			2.50x - 8		87		242 /		3.6 V ≥ Vcc ≥ 2.7 V	
			2.50x - 20		-		230		$Vcc = 2.0 V \pm 10\%$	
3	D1BSCP	tcwH	1.00x - 5		32		95		3.6 V ≥ Vcc ≥ 2.7 V	~
	→ High width		1.00x - 15		_		85	$^{\wedge}$	Vcc = 2.0 V ± 10%	
			1.50x - 5		50	/	145))	3.6 V ≥ Vcc ≥ 2.7 V	
			1.50x - 15		-		135		Vcc = 2.0 V ± 10%	
			2.00x - 5		69	,()	195		3,6 V ≥ Vcc ≥ 2.7 V	
			2.00x - 15		4		185		$Vcc = 2.0 \text{ V} \pm 10\%$	
			2.50x - 5		87	/	245		3.6-V ≥ Vcc ≥ 2.7 V	
			2.50x - 15		7	//	235		$Vcc = 2.0 V \pm 10\%$	
4	D1BSCP	t _C	2.00x	7	74	< /	200		3.6 V ≥ Vcc ≥ 2.7 V	
	→ Clock cycle		2.00x		/		200		Vcc = 2.0 V ± 10%	
			3.00x		111		/300		3.6 V ≥ Vcc ≥ 2.7 V	
			3.00x		<u> </u>	•	300		Vcc = 2.0 V ± 10%	
			4.00x		148		400		3.6 V ≥ Vcc ≥ 2.7 V	
			4.00x		_		400		Vcc = 2.0 V ± 10%	
			5.00x		185	\wedge	500		3.6 V ≥ Vcc ≥ 2.7 V	
			(5.00x)		_	/	500		Vcc = 2.0 V ± 10%	
			6.00x		222	16	600		3.6 V ≥ Vcc ≥ 2.7 V	
		(0)	∕6.00x		_<		600		Vcc = 2.0 V ± 10%	


Note: The reading characteristics of display data from the memory which does not define above table, is same as 4.3 "AC Characteristics".



4.9 Recommended Crystal Oscillation Circuit

TMP91C016 is evaluated by below oscillator vender. When selecting external parts, make use of this information.

Note: Total loads value of oscillator is sum of external loads (C1 and C2) and floating loads of actual assemble board. There is a possibility of miss-operating using C1 and C2 value in below table. When designing board, it should design minimum length pattern around oscillator. And we recommend that oscillator evaluation try on your actual using board.



(2) TMP91C016 recommended ceramic oscillator: Murata Manufacturing. Co., Ltd. (JAPAN)

Circuit parameter recommended

	Oscillation		Para	meter	of Elem	ents	< Running C	ondition
	Frequency [MHZ]	Item of Oscillator	C1 [pF]	C2 [pF]	Rf [Ω]	Rd [Ω]	Voltage of Power [V]	Tc [°C]
	2.00	CSTLS2M00G56-B0	(47)	(47)	Open	0		
	2.50	CSTLS2M50G56-B0	(47)	(47)	Open	0//	7/^	
TMP91C016	10.00	CSTLS10M0G53-B0	(15)	(15)	Open	0/	1.8 to 2.2	-40 to +85
	12.50	CSALA12M5T55093-B0	30	30	Open	>0/		
	12.50	CSTLA12M5T55093-B0	(30)	(30)	Open (0		

	Oscillation		Para	ameter	of Elem	ents	Running	Condition
MCU F	Frequency Item of Oscillator [MHZ]		C1 [pF]	C2 [pF]	Rf [Ω]	Rd [Ω]	Voltage of Power [V]	Tc [°C]
	4.00	CSTLS4M00G56-B0	(47)	(47)	Open	0 /	$\langle () \rangle$	
	6.750	CSTLS6M75G56-B0	(47)	(47)	Open	0		
	12.50	CSALA12M5T55-B0	30 ((30	Open	0		
TMP91C016		CSTLA12M5T55-B0	(30)	(30)	Open	0 /	2.7-to 3.6	-40 to +85
TWF91C010	00.00	CSALS20M0X53-B0	5	5	Open	0	2.7-10 3.0	-40 to +65
	20.00	CSTLS20M0X51-B0	(5)	(5)	Open	0		
	27.00	CSALS27M0X51-B0	Open	Open	10K	((0//	$\langle \rangle$	
	32.00	CSALA32M0X51-B0	3	3 /	Open	Q	//	

- The valves enclosed blackest in C1 and C2 columns apply to condenser built-in type.
- The product numbers and specifications of the resonators by Murata Manufacturing Co., Ltd. are subject to change.

For up-to-date information, please refer to the following URL:

http://www.murata.co.jp/search/index.html



Table of SFRs

The SFRs (Special function registers) include the I/O ports and peripheral control registers allocated to the 4-Kbyte address space from 000000H to 000FFFH.

- (1) I/O ports
- (2) I/O port control
- (3) Interrupt control
- (4) Chip select/wait control
- (5) Clock gear
- (6) DFM control
- (7) 8-bit timer
- (8) UART/SIO channel
- (9) DRAM controller
- (10) Watchdog timer
- (11) RTC (Real time clock)
- (12) Melody/alarm generator
- (13) MMU
- (14) LCD control
- (15) HVC (Horizontal and vertical converter)
- (16) HPLT, VLD

Table layout

Symbol	Name	Address	7	6	[/			0))	
			/	!	$[\ \]$	$\overline{}$		/	\rightarrow	▶ Bit symbol
	/	\nearrow				1	1 1		\longrightarrow	► Read/Write
	(()		!	_	M	! !		\longrightarrow	Initial value after reset
					X				\longrightarrow	Remarks
		,		_	_ /	/	/			

Note: "Prohibit RMW" in the table means that you cannot use RMW instructions on these registers.

Example: When setting bit0 only of the register PxCR, the instruction "SET 0, (PxCR)" cannot be used. The LD (Transfer) instruction must be used to write all eight bits.

Read/Write

R/W: Both read and write are possible.

R: Only read is possible.

W: Only write is possible.

W*: Both read and write are possible (when this bit is read as "1")

Prohibit RMW: Read-modify-write instructions are prohibited. (The EX, ADD, ADC, BUS, SBC, INC, DEC, AND, OR, XOR, STCF, RES, SET, CHG, TSET, RLC, RRC, RL, RR, SLA, SRA, SLL, SRL, RLD and RRD instruction are

read-modify-write instructions.)

R/W*: Read-modify-write instructions are prohibited when controlling the pull-up resistor.

Table 5.1 Address Map SFRs

[1], [2] Port

[1], [2] Port							
Address	Name		Address	Name		Address	Name
0000H			0010H				PBUDE
1H	P1		1H			1H	
2H			2H	P6			PB
3H			3H				PC
	P1CR			P6CR		\ \	RBCR)
5H				P6FC			PBFC
	P2			P7CR			RCCR
7H				P7FC		\ \ / /	PCFC
8H				P6UE			PCUDOE
	P2FC		9H		((PD
	P5CR		AH	. 0	()	1 1	PDFC
	P5FC			P6FC2			PDCR
	P5FC2			P7FC2	()	CH	/ _ \
DH	P5			P9FC		DH	
EH	P5UDE					EH	\Diamond
FH	TOODL			P7UDE	$/ \wedge \vee$	FH	
		L		TTODE	/))	\hookrightarrow	(\bigcirc)
						~ ^	~(//))
[3] INTC		. –			ī		\\7\/
Address	Name		Address	Name	>		
0080H	DMA0V		0090H	INTEO			\supset
1H	DMA1V		1H	INTE12		~	//
2H	DMA2V		2H/	INTE3ALM4	,	\bigcirc	
3H	DMA3V			INTEALM01	($(\vee/)$	
4H				INTEALM23			
5H				INTETA01			
6H			6H	INTETA23	\	/ /	
7H				INTERTCKEY))	
8H	INTCLR			INTES0			
9H	DMAR			INTES1		,	
AH	DMAB		✓ △ AH	INTELCD			
ВН)) вн	INTETC01			
СН	IIMC		СН	INTETC23			
DH	/	(O/Λ)	DH	INTEP01	~		
EH		$(\vee/)$	EH				
FH			FH	(O/A)			
	//			$(\vee/))$			
[4] CC(\)(\)	T \\/		E1 [6] CO	END DEM			
[4] CS/WAI		<u> </u>	[5], [6] CGI		1		
Address	Name	_	Address	Name			
00C0H			/ . /	SYSCR0			
	B1CS			SYSCR1			
	B2CS	/	/	SYSCR2			
	B3CS	_((3H	EMCCR0			
4H			4H	EMCCR1			
5H			5H	EMCCR2			
6H			\\ ~ 6H	EMCCR3			
	BEXCS ((//)) 7H	EMCCR4			
8H	MSAR0		/ 8H	DFMCR0			
9H	MAMR0 <		9H	DFMCR1			
AH	MSAR1		AH				
т́вн	MAMR1	, i	BH				
	MSAR2		CH				
	MAMR2		DH				
EH	MSAR3		EH				
	MAMR3		FH				

Note: Do not access to the unnamed addresses, e.g., addresses to which no register has been allocated.

Table 5.2 Address Map SFRs

		18016 5.2	Address	iviap ork	5	
	[7] TMRA			[8] UART/S	SIO	
	Address	Name		Address	Name	
	0100H	TA01RUN		0200H		
	1H				SC0CR	
	2H				SC0MOD0	
	3H				BR0CR ((
	4H	TA01MOD		4H	BR0ADD \	
	5H	TA1FFCR		5H	SC0MOD1	
	6H			6H		
	7H			7H	SIRCR \	()
	8H	TA23RUN		8H	SC1BUF	
	9H			9H	SC1CR	
	AH	TA2REG		AH		
	ВН	TA3REG			BR1CR	
		TA23MOD			BR1ADD	
	DH			DH		$\langle \langle \rangle \rangle$
	EH	TASIT OR		EH,	SOTWODT	
				(FH	\wedge	
	FH			((/ F/П		
					// \	
	[9] DRAMC	;	([10] WDT		X 90/
	Address	Name		Address	Name /	
			~((
	0430H	DREFCR	<1	0300H	WDMOD))
	1H	DMEMCR		1H	WDCR	
	2H			→ 2H	(Ω/Δ)	
	3H) 3H	$(\vee/))$	
	4H	λ (4H.		
	5H	()		/ /5H		
	6H			6H	\ \	
	7H		\checkmark	74		
	8H			8H		
	9H			, 9H		
	AH			△ AH		
				\ \		
	BH			BH		
	CH		^	CH		
	ÞΗ	// <\	_	J/ DH		
	EH)			→ EH		
/	FH		((//			
_		7	_ \))		
	[11] RTC	~		[12] MLD		
		/	7/			İ
	Address	Name		Address	Name	
^ ^	0320H	SECR		0330H	ALM	
	1H	MINR	\rightarrow		MELALMC	
		HOURR	~	2H	MELFL	
	3H	DAYR		3H	MELFH	
	4H	/ \/ \		4H	ALMINT	
$\langle \langle \langle \langle \langle \rangle \rangle \rangle \rangle$	5H			5H		
				6H		
	/ /	PAGER		7H		
) AH	RESTR		8H		
	<_9H,			9H		
\searrow	AH	\vee		AH		
	BH			BH		
	CH			CH		
	DH			DH		
	EH			EH		
	FH			FH		
	-			-		•
Note: Do not acc	ess to the u	innamed address	ses e a	addresses	to which no regis	ster has been alloc

Note: Do not access to the unnamed addresses, e.g., addresses to which no register has been allocated.

Table 5.3 Address Map SFRs

[13] MMU

[14] LCD

	Address	Name
Γ	0350H	LOCAL0
	1H	LOCAL1
	2H	LOCAL2
	3H	LOCAL3
	4H	
	5H	
	6H	
	7H	
	8H	
	9H	
	AH	
	BH	
	CH	
	DH	
	EH	
	FH	

Address	Name
0360H	LCDSAL
1H	LCDSAH
2H	LCDSIZE
3H	LCDCTL ((
4H	LCDFFP
5H	
6H	LCDCTL2 (// <
7H	
8H	
9H	
AH	
BH	
ĊН (
DH	
EH. FH	

[15] VLD	
Address	Name
0440H	VLDCR0
1H	VLDCR1
2H	VLDCR2
3H	
4H	
5H	HPCTST1
6H	HPCTST2
7H	
8H	
9H	VLDCJL
AH	
ВН	
CH	
ĎΗ	7/
(H)	V 11

[16] HVC

Address	Name/
0450H	HVREGA0
1H	HVREGA1
∠ 2H	HVREGA2/
> 3H	HVREGA3))
4H_	HVREGA4
/ /5H	HVREGA5
€H	HVREGA6
7H	HVREGA7
8H	HVREGB0
_ 9H	HVREGB1
\\ AH	HVREGB2
BH	HVREGB3
CH	HVREGB4
DH /	HVREGB5
EH	HVREGB6
	HVREGB7

Note: Do not access to the unnamed addresses, e.g., addresses to which no register has been allocated.

(1) I/O ports

Symbol	Name	Address	7	6	5	4	3	2	1	0		
			P17	P16	P15	P14	P13	P12	P11	P10		
P1	Port 1	01H				R/	W					
				Data	from externa	l port (Outpu	ıt latch regist	ter is cleared	l to 0)			
			P27	P26	P25	P24	P23	P22	P21	P20		
P2	Port 2	06H				R/	W		1			
			1	1	1	1	1		// 1	1		
				P56			P53 (∕_P52\		RDE		
P5	Port 5	0DH		R/W			RAW \	/_(R/W)		R/W		
				Dat	ta from exteri	nal port (Out	. /	ister is set to	1)			
			P67	P66	P65	P64	P63	2	P61	P60		
P6	Port 6	12H				R/	_ \	<u>/) </u>				
				Dat	a from exteri	nal port (Out		ister is set to				
				P74	P73>	P72	P71	P70				
P7	Port 7	13H				$\overline{}$		R/W				
						+			11/			
			P97	P96	P95	P94_	P93	✓ P92	P91)	P90		
P9	Port 9	19H			-		`		7(//			
						Data from e			\searrow	ı		
DD	D . D	0011	$\overline{}$		PB5	PB4	PB3	PB2	PB1	PB0		
PB	Port B	22H				· · · · · · · · · · · · · · · · · · ·	R/	< / /		4)		
			D07	B00			- 11-7	put latch reg	ister is set to) 1)		
PC	Port C	23H	PC7	PC6 R/W	PC5 R/W	PC4 R/W	PC3	\mathcal{A}				
PC	Port	23⊓	R/W	n external po		7 /	RW	$\overline{}$				
			PD7	$\overline{}$	Coulput lat	PD4	- 1	PD2	PD1	PD0		
PD	Port D	29H		PD6 R/W		R/W	PD3	R/W	R/W	-		
ΓD	ייטונט	29H	R/W		ta from exteri		\/			R/W		
			-		a irom exteri	iai port (Out	put laten reg	ister is set to) 1)			

(2) I/O port control (1/3)

	_	Address	7	6	5	4	3	2	1	0
الاستارات	Hamb	04H	P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C
	Port 1	0411	1 170	1 100	1 130		N 130	1 120	1110	1 100
P1CR	control	(Prohibit	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
	CONTROL	RMW)	0/1	0/1	0/1	0: Input	1: Output	0(1	0/1	0/1
		,	D075	Door	DOFF			Door	D015	Door
		09H	P27F	P26F	P25F	P24F	P23F	P22F	P21F	P20F
P2FC	Port 2 function	/Dan le ! le ! t			1 4		N I 4			1 4
	Turiction	(Prohibit RMW)	1	1	1	1	1 (4.22.4	100	\bigcirc	1
		TXIVIVV)			0: Por	t 1: Addres	s bus (A23 t	11//		
		0AH		P56C			P53C	\P52C		
P5CR	Port 5	(Prohibit		W			W	W		
	control	`RMW)		0			0 (0		
					_	0: Input	1: Output	<i>J</i>)	_	_
				P56F			P53F	Ý52F		
	Port 5	0BH		W		\sim	1 (M /	> W	\rightarrow	
P5FC	function	(Prohibit		0			10	0	767	1
		RMW)		0: Port			0: Port	0: Port	14	
				1: R/ W			1. EXWR	1: HWR	(\bigcirc)	\ \
				P56F2			\nearrow	P52F2	4 4	
		0CH		W				w \	7	
	Port 5	JOIT		0	\sim			0	1	
P5FC2	function	(Prohibit		MSK Logic	7(0: <p52f></p52f>		
	2	RMW)		select				1: INT3	//	
		ĺ		0: Clk by 1						
				1: Clk by 0		Š				
				P56U /		V	₽53U \	UDEP52	P52UD	
		0EH		w <	\bigcirc	\rightarrow	W	W	W	
	Port 5	OLIT		1		\mathcal{A}	1 \	1	0	
P5UDE	resister	(Prohibit		Pull up			Pull up	Pull	Resistance	
		RMW)		0: Disable))		0: Disable	up/down	control	
				1: Enable			1: Enable	0: Disable	0: Pull up	
				\sim \wedge				1: Enable	1: Pull down	
		14H	P67C \	P66C	P65C	P64C	P63C		P61C	P60C
P6CR	Port 6	(Prohibit			W	167			١	V
	control	RMW)	(07)	√ 0	0 <	/0/	0		0	0
)) 0: 1	Input 1: Ou	tput			0: Input	1: Output
			P67E	P66F	P65F	∕	P63F	P62F	P61F	P60F
		/ <15H /)) \	N	·		
P6FC	Port 6		0	0	10	0	0	0	0	0
rorc	function	(Prohibit	Q: Port	0: Port	0: PORT	0: Port	0: Port	0: CS2	0: Port	0: Port
		RMW)	1: LCAS or		1: EA25	1: EA24	1: CS3 or	1: CS2A	1: CS1	1: CS0
	^ ^		REFOUT	or WE			RAS			
	///	400	P67F2	P66F2	P65F2	P64F2	-	P65F2D		
	Port 6	1BH		\wedge V	N		W	W		
P6FC2	function	/Drahihit	/	71	0		0	0		
^	2	(Prohibit RMW)	0: <p67f></p67f>	0: <r66f></r66f>	0: <p65f></p65f>	0: <p64f></p64f>	Always	0: <p65f2></p65f2>		
),	1: LDŞ	1: UDS	1: CS2C	1: CS2B	write 0	1: VEECLK		
			> P67Ú	P66U	P65U	P64U	P63U		P61U	P60U
		18H ((1/	\mathcal{I}	W					V
, no :=	Port 6	10.1	, 0	0	1	1	0		1	1
R6UE	pull-up	(Prohibit	Pull up		Pull up	Pull up				
	control	RMW)	0: Disable		0: Disable	0: Disable				
			1: Enable		1: Enable	1: Enable				
	l		Lilabic	LIIADIC	P65F3	Litable	Litable		Litable	P60F3
	Dow 0	10H			1				- \\\/	
P6FC3	Port 6				W				W	W
P0FU3	function 3	(Prohibit			0				0	0
		`RMW)			0: Normal				Always	0: Norma
					1: LCLK2		<u>l</u>		write 0	1: LCLK0

I/O port control (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
		16H				P74C	P73C	P72C	P71C	P70C
D=0D	Port 7						I.	W	I.	l.
P7CR	control	(Prohibit				0	0	9	0	0
		RMW)					0 : In	out 1:C	Output	ı
						P74F	P73F	P72F	PZ1F	P70F
		17H					_	W		
P7FC	Port 7					0	0	(0)	0	0
	function	(Prohibit RMW)				0: Port	0: Port	0:/Port	0: Port	0: Port
		TXIVIVV)				1: NMI	1: EXRD	1: CS2E	1: CS2D	1: TA1OUT
						P74F2	P73F2		P71F2	P70F2
		1CH				W		JY		
P7FC2	Port 7					0	0		9	0
P/FC2	function 2	(Prohibit				0: <p74f></p74f>	0: <p73f></p73f>		0: <p71f></p71f>	0: <₽70F>
		RMW)				1: WE or	1: DRAMOE		1: OPTTX0	1: SCOUT
						CAS			77	>
					P72UD	P74U/) Þ73U	UDEP72	P7/1U	P70U
					/		/ v	v 🔨	70/)	
	Port 7	1FH			0 _	(1	1	0		0
P7UDE	pull				Resistance	Pullup	Pull up	Resistance	Pull up	Pull up
	up/down	(Prohibit			control	0: Disable	0: Disable	control	0: Disable	0: Disable
	control	RMW)			0: Pull up	1: Enable	1: Enable	0: Pull up	1: Enable	1: Enable
					1: Pull down	>	((/	1. Pull døwn		
		1DH	P97F	P96₹	P95F	P94F	R93F	P92F	P91F	P90F
	Port 9	IDH	1 071	1 001	1 30.7	//	V /	1 021	1011	1 001
P9FC	function	(Prohibit	0	0	0	0	0)	0	0	0
		RMW)			0: Ke	y-in disable	1:Key-in e			
			P97U /	P96U	P95U	P94U	P93U	P92U	P91U	P90U
		1EH	10.0	\\\	1 000	$\langle \cdot \rangle$	V	1 020	1010	1 000
	Port 9		1	1)1	1		1	1	1	1
P9UE	pull up	(Prohibit	Pullup	Pull up	Pull up	Pull up	Pull up	Pull up	Pull up	Pull up
	control	RMW)	0: Disable	0: Disable	0: Disable	0: Disable	0: Disable	0: Disable	0: Disable	0: Disable
			1: Enable	1: Enable	1: Enable	1: Enable	1: Enable	1: Enable	1: Enable	1: Enable
	/	// 24H)		4	PB5C/) PB4C	PB3C	PB2C	PB1C	PB0C
PBCR	Port B		\int				V	V		
1 BOK	control	(Prohibit			/0/	0	0	0	0	0
		RMW)	>			r	0: Input	1: Output		
		25H			PB5F	PB4F	PB3F			
DDEO	Port/B	\ \ \			\searrow	W				
PBFC	function	(Prohibit			0	0	0			
		RMW)		4	0: Port	0: Port	0: Port			
	$\left(\cdot \right)$)	PB5UD	PB4UD	1: INT2	1: INT1	1: INTO	DDOLL	DD411	DDOLL
		$\langle \rangle$	PDOUD	Y D40D	UDEPB5	UDEPB4 V	PB3U	PB2U	PB1U	PB0U
	Port B	20H	\nearrow	0				0	0	0
	pull	>	. \		0 Resistance	0 Posistanas	1 Pull-up	0 Pull-up	0 Pull-up	0 Pull-up
PBUDE	up/down	(Prohibit	Resistance control	Resistance control	control	Resistance control	resistance	resistance	resistance	resistance
	control	`RMW)	0: Pull up	0: Pull up	0: Pull up	0: Pull up	0: Disable	0: Disable	0: Disable	0: Disable
			1: Pull down	1: Pull	1: Pull	1: Pull	1: Enable	1: Enable	1: Enable	1: Enable
				down	down	down				

I/O port control (3/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
Ž		26H	PC7C	PC6C	PC5C	PC4C	PC3C			
PCCR	Port C				W		I.	\		
PCCK	control	(Prohibit	1	1	0	0	0			
		RMW)		0: Input	1:	Output				
		0711			PC5F		PC3F	\mathcal{A}	J.	
	Port C	27H			W		W		<i>/</i>	
PCFC	function	(Prohibit			0		0	7774		
		RMW)			0: Port		0: Port	$(\vee \langle \ \rangle)$		
		·			1: SCLK1		1: TXD1			
					ODEPC3	PC5UD	PC4UD	UDEPC5	UDEPC4	PC3U
								<u>N) </u>		
	Port C	28H			0	0	0	0	9	0
PCUDOE		(Duohihit			0: 3 states	Resistance	Resistance	Resistance	Resistance	Pull up
	drain	(Prohibit RMW)			1: Open drain	ontrol	control	control 0: Disable	control 0: Disable	0: Ďisable
		1 (11111)			urairi	1: Pull	0: Pull/up	1: Enable	1: Enable)1: Enable
						down	1: Pull down	Liable		
			PD7F	PD6F		PD4F	PD3F	PD2F	PD1F	PD0F
		•	W	W	7	W	W	(W)	W	W
			0	0	A	0	0	(0)) 0	0
	Dort D	2AH	0: Port	0: Port		0: Port	0: Port	0: Port	0: Port	0: Port
PDFC	Port D function	(Duahihit	1: MLDALM			1: DOFFB	1: DLEBCD	1:D3BFR	1: D2BLP	1: D1BSCP
	Turiction	(Prohibit RMW)		at <pd6></pd6>		/				
		,		1: MLDALM						
				at <pd6></pd6>						
				≠ Ø	\ \		\ //			
		2BH	PD7C	PD6C		PD4C	PD3C	PD2C	PD1C	PD0C
PDCR	Port D		W	\supset \dot{W}		W	W	W	W	W
· DOIL	control	(Prohibit	0 ((0)		/9/	0	0	0	0
		RMW)	0: Input	1: Output		127	0: In	put 1: C	utput	
			/PD7U	PD6U	- <	RD4D	PD3U	PD2U	PD1U	PD0U
	Port D	2CH	$(\vee \angle)$)		> V	V	ı		
PDUDE	pull	//))	0	0	(ø//		1	1	1	1
	up/down/	(Prohibit RMW)	Pull up	Pull up	Always	Pull up	Pull up	Pull up	Pull up	Pull up
	control	KINNY)	0: Disable	0: Disable	write 0	0: Disable	0: Disable	0: Disable	0: Disable	0: Disable
			1: Enable	1: Enable		1: Enable	1: Enable	1: Enable	1: Enable	1: Enable

(3) Interrupt control (1/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
								IN	T0	
							I0C	I0M2	IOM1	IOMO
INTE0	Interrupt enable 0	90H					R		R/W	
	eriable 0						0	9	0	0
							1: INT0	((1	nterrupt leve	I
				IN	T2			_ /IN	T1//	
	Interrupt		I2C	I2M2	I2M1	I2M0	I1C /	71M2\	I1M1	I1M0
INTE12	enable	91H	R		R/W		(R)	$(\vee/))$	R/W	
	INT2/1		0	0	0	0	0)9	0	0
			1: INT2	I	nterrupt leve	l	1:(INT1		TO IOM1 R/W 0 Interrupt level T1 I1M1 R/W 0 Interrupt level IMM IMM IMM IMM IMM IMM IMM I	l
				INTA	ALM4			ノ)゛in	T3	
INTE3	Interrupt enable		IA4C	IA4M2	IA4M1	IA4M0 /	I3C	I3M2	I3M1	I3M0
ALM4	INT3 and	92H	R		R/W	V	\ R\>		R/W	
	ALM4		0	0	0	0	0	0	0	0
			1: INTALM4	I	nterrupt leve	I (7)	1: INT3	/	IOM1 R/W 0 Interrupt leve T1 I1M1 R/W 0 Interrupt leve T3 I3M1 R/W 0 INTERRUPT leve LMO IAOM1 R/W 0 IAOM1 R/W 0 IAOM1 R/W 0 IAOM1 R/W 0 ITAOM1 R/W	ř
				INTA	ALM1))	Stal 🔷	LM0)
INTE	Interrupt		IA1C	IA1M2	IA1M1	1A1M0	IA0C	IA0M2	VAOM1/	/ IA0M0
ALM01	enable 93H	93H	R		R/W(R		R/W	
	ALM0/1		0	0	0	0	0		\	0
			1: INTALM1	I	nterrupt leve	ı 💙	1: INTALM0		nterrupt leve	l
				INTA	VLM3	\supset		TINTA	INTALM2	
INTE	Interrupt		IA3C	IA3M2	· (IA3M)	IA3M0	IA2C	IA2M2	IA2M1	IA2M0
ALM23	enable	94H	R	4(RW		R		ALM2 IA2M1 R/W	
	ALM2/3		0	0	0		0/	0	0	0
			1: INTALM3		nterrupt leve	\\	1: INTALM2	l	IOM1 R/W 0 Interrupt level T1 I1M1 R/W 0 Interrupt level T3 I3M1 R/W 0 INTERRUPT level LMO IAOM1 R/W 0 IAOM1 R/W 0 IAOM1 R/W 0 IAOM1 R/W 0 ITAOM1 R/W I	l
	Interrupt			(INTTA)	TMRA1)			INTTA0	(TMRA0)	
INTE	enable		ITA1C_	ITA1M2	ITA1M1	ITA1M0	ITA0C	ITA0M2	ITA0M1	ITA0M0
TA01	timer A	95H	R/		R/W		R		R/W	
	1/0	,	0//		0	/0/	0	0		0
			1: 1NTTA1		nterrupt leve		1: INTTA0			
	Interrupt		(//)		(TMRA5)	7/				
INTE	enable		ITA36	ITA3M2	ITA3M1	ITA3M0	ITA2C	ITA2M2		ITA2M0
TA23	timer A	(96H) L	R	$\overline{}$	\R/W/)	R			
	3/2		0	0	(Q)	/ 0	0	0		0
			1: INTTA3		nterrupt leve	l	1: INTTA2	l e	Interrupt leve 2 (TMRA4) ITA2M1 R/W 0 Interrupt leve	l
	Interrupt		7		KEY					
INTE	enable		IKC	IKM2	IKM1	IKM0	IRC	IRM2		IRM0
RTCKEY	RTC and	97H	R		∨R/W		R			
	KEY		0	0	0	0	0	0		0
			1: INTKEY	\ I	nterrupt leve	l	1: INTRTC		Interrupt leve	

Interrupt control (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
				INT	TX0			INT	RX0	
	Interrupt		ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
INTES0	enable	98H	R		R/W		R		R/W	
	serial 0		0	0	0	0	0	0	0	0
			1: INTTX0	I	nterrupt leve	el .	1: INTRX0	((1	nterrupt leve	l
				INT	TX1			Тиг	RX1	
	Interrupt		ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
INTES1	enable	99H	R		R/W		R	$(\vee/))$	R/W	
	serial 1		0	0	0	0	0)9	0	0
			1: INTTX1	I	nterrupt leve	el	1: INTRX1	\ \ \	nterrupt leve	l
				INT	LCD			<u>/</u>		
INTE	Interrupt		ILCD1C	ILCDM2	ILCDM1	ILCDM0		$\left. \right/ \right.$	<i>(</i> {	
LCD	enable	9AH	R		R/W	V			#	f
202	LCD		0	0	0	0				
			1: INTLCD	I	nterrupt leve			(\supset
	Interrupt			INT	TC1	\\\))		<u>(co)</u>	
INTETC	enable	9BH	ITC1C	ITC1M2	ITC1M1/	TC1M0-	TTC0C	ITC0M2	TCOM1/	/ ITC0M0
01	TC0/1	JDIT	R		R/W_		R		R/W	
			0	0	0((0	0	((0/	\ \ 0	0
	Interrupt			INT	TC3	$\overline{}$		INT	TC2	
INTETC	Interrupt enable	9CH	ITC3C	ITC3M2	ITC3M1	тС3М0	ITC2C	TC2M2	ITC2M1	ITC2M0
23	TC2/3	3011	R		$\sqrt{\text{R/W}}$	>	R\V	/))	R/W	
			0	0 / (0	0	0	\bigcirc 6	0	0
	loto we out			JNJ	P1 V			INT	P0	
INTEP01	Interrupt enable	9DH	IP1C	IP1M2	√P1M1	IP1M0	IP0C)	IP0M2	IP0M1	IP0M0
	PC0/1	JDII	R		R/W		R//		R/W	
			0		0	0	0/	0	0	0

Interrupt control (3/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
					DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
DMA0V	DMA 0	80H				•	R/	w _	•	
DIVIAUV	request vector	ООП			0	0	0	Q	0	0
							DMA0 sta	art vector		
					DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
DMA1V	DMA 1	81H				•	R/	W_		
DIVIATV	request vector	8111			0	0	0 /	79/	0	0
							QMA1 st	art vector		
					DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
DMA2V	DMA 2 request	82H					(R/	W		
DIVIAZV	vector	02П			0	0	0)) o	0	0
						(DMA2 sta	art vector		
					DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
DMA3V	DMA 3	83H					\\ R/	W	\bigcirc	~
DIVIASV	request vector	озп			0	(07/	V 0	0 (0) 0
) DMA3 sta	art vector	9/6)
	_	88H			CLRV5/	CLRV4	CLRV3	CLRV2	CLRV1/	CLRV0
INTCLR	Interrupt clear						V	V	70	
INTOLK	control	(Prohibit			Q	0	0		0	0
		RMW)			Clea	ırs interrupt ı	equest flag l	by writing to	DMA start ve	ector
	DMA					<i></i>	DMAR3	DMAR2	DMAR1	DMAR0
DMAR	software	89H		/			R/W 🗸	R/W	R/W	R/W
DIVIAIX	request	0311			The	\prec	Q	0	0	0
	register				\ \		\\1	: DMA reque	est in softwar	е
					1		DMAB3	DMAB2	DMAB1	DMAB0
DMAB	DMA burst request	8AH		\mathcal{H}			R/W/	R/W	R/W	R/W
DIVIAD	register	OAH				,	0	0	0	0
	•			\wedge			1:	DMA reques	t on burst m	ode
			-//	<i>) }</i>	I3EDGE 〈	12EDGE	I1EDGE	10EDGE	IOLE	NMIREE
			W	W	W ~	//W	W	W	W	W
	Interrupt	8CH	((/o/ < \	0	0	779	0	0	0	0
IIMC	input		Always	Always	INT3	INT2	INT1	INT0	INT0	1:Operat
	mode control	(Prohibit L	write 0	write 0	edge //	edge	edge	edge	0: Edge	ion even
	CONTROL	RMW)			0: Rising	0: Rising	0: Rising	0: Rising	1: Level	on NMI
				<u></u>	1: Falling	1: Falling	1: Falling	1: Falling		rising
		\	>		/					edge

(4) Chip select/wait control (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
Cymbol	Ivanic	71001033	B0E		B0OM1	B0OM0	BOBUS	B0W2	B0W1	B0W0
			W		W	W	W	W	W	W
	Block 0	C0H	0		0	0	0	<u> </u>	0	0
B0CS	CS/WAIT		0: Disable		00: ROM/S			000: 2 waits	_	Reserved
2000	control	(Prohibit	1: Enable		00. κοινι/3 01: γ	INAIVI	Data bus width	000. 2 wait	_	3 waits
	register	RMW)	I. Ellable			erved	0: 16 bits	1 \) waits 110:	
					11:	erveu		011: 0 waits		8 waits
			B1E		B1OM1	B1OM0	1: 8 bits /	B1W2	B1W1	
					_		B1BUS	W		B1W0
	Block 1	C1H	W		W	W	W		W	W
B1CS	CS/WAIT		0		0	0	0	0	0	0
БТСО	control	(Prohibit	0: Disable		00: ROM/S	RAM	Data bus	000: 2 waits		Reserved
	register	RMW)	1: Enable		01:		width	001: 1 wait	/ _ \	3 waits
					10: Res	erved 🗸	0: 16 bits	010: (1 + N)) waits 110:	8 waits
			DOE	DOM		Dealla	1:8 bits			
			B2E	B2M	B2OM1	B2OM0	B2BUS	B2W2	B2W1	B2W0
	Block 2	C2H	W	W	W	W) W	\Diamond W () W	W
B2CS	CS/WAIT		1	0	0	0	/ 0	, 0	70/	0
BZCS	control	(Prohibit	0: Disable	0: 16 M Area	00: ROM/S	RAM	Data bus	000: 2 wait:		Reserved
	register	RMW)	1: Enable	1: Area	01:)	\ .	width	001: 1 wait		3 waits
				setting		erved	0: 16 bits) waits 110:	
				/	11: 1		1: 8 bits	011: 0 waits		8 waits
			B3E		B3QM1	✓ B3OM0	B3BUS /	B3W2	B3W1	B3W0
	Block 3	СЗН	W		W	W	W\ [*] <) W	W	W
5000	CS/WAIT		0	1	0	Ø	9	0	0	0
B3CS	control	(Prohibit	0: Disable		00: ROM/S		Data bus	000: 2 waits		Reserved
	register	RMW)	1: Enable		01: Reserv	\	width	001: 1 wait		3 waits
					10: DRAM0		0: 16 bits	, ,) waits 110:	
					11: Reserv	ed	1:8 bits	011: 0 waits		8 waits
			+	\mathcal{A}			BEXBUS	BEXW2	BEXW1	BEXW0
	External	C7H				12	W	W	W	W
DEV/00	CS/WAIT	1					0	0	0	0
BEXCS	control	(Prohibit	$(\vee/)$			\rightarrow	Data bus	000: 2 waits		Reserved
	register	(RMW)			1(0/4)		width	001: 1 wait		3 waits
	((/~)	0: 16 bits	, ,) waits 110:	
		\sim	7				1: 8 bits	011: 0 waits		8 waits
	Memory		S23	S22_	S21	S20	S19	S18	S17	S16
MSAR0	start address	C8H				1	W I			
	register 0		1	1	1	1	1	1	1	1
		\triangle		>			s A23 to A16			
	Memory		V20	V19	V18	V17	V16	V15	V14 to 9	V8
MAMR0	address	C9H	(1		1		W	I		
	mask register 0		1	\searrow	1	1	1	1	1	1
	register 0	\wedge		`	CS0 area siz	e 0: Enab	le to address	comparisor	1	
	Memory		>\\$23	S22	S21	S20	S19	S18	S17	S16
MSAR1	start	CAH			1	R/	W	,		
	address	J. 111 V	1	1	1	1	1	1	1	1
	register 1		~		;	Start addres	s A23 to A16	6		
	Memory		V21	V20	V19	V18	V17	V16	V15 to 9	V8
MAMR1	address	СВП				R	W			
IVIAIVIKT	mask	CBH	1	1	1	1	1	1	1	
	register 1			-	CS1 area siz	ze 0: Enabl	e to address	comparison	<u> </u>	
		1		CS1 area size 0: Enable to address comparison						

Chip select/wait control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0		
	Memory		S23	S22	S21	S20	S19	S18	S17	S16		
MSAR2	start	ССН				R/	W					
WISANZ	address	ССП	1	1	1	1	1	1	1	1		
	register 2	,			;	Start addres	s A23 to A16	5				
	Memory		V22	V21	V20	V19	V18	V17	V16	V15		
MAMR2	address	CDH		R/W 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1								
IVIAIVINZ	mask	CDH	1	1	1	1	1 /	$\bigcirc 1$	1	1		
	register 2	·		(CS2 area siz	e 0: Enabl	e to address	comparisor	ı			
	Memory		S23	S22	S21	S20	S19	S18	S17	S16		
MSAR3	start	CEH				R/	w ((12				
MOARS	address	CEIT	1	1	1	1	_ \	ノ) 1	1	1		
	register 3	·			;	Start addres	s A23 to A16	5				
	Memory		V22	V21	V20	V19<	V18	V17	V16	V15		
MAMR3	address	CFH		RW								
INIVINIV	mask	UCH	1 1 1 1 1 1 1 1 1									
	register 3				CS3 area siz	ze 0: Enabl	e to address	comparisor)		

(5) Clock gear (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			XEN	XTEN	RXEN	RXTEN	RSYSCK	WUEF	PRCK1	PRCK0
				•	•	R	W		•	
		•	1	1	1	0	0	0	0	0
SYSCR0	System clock control register 0	E0H	High- frequency oscillator (fc) 0: Stopped 1: Oscillation	Low- frequency oscillator (fs) 0: Stopped 1: Oscillation	High- frequency oscillator (fc) after release of STOP mode 0: Stopped 1: Oscillation	Low- frequency oscillator (fs) after release of STOP mode 0: Stopped 1: Oscillation	Select clock after release of STOP mode 0: fc 1: fs	Warm-up timer 0 write: Don't care 1 write: Start timer 0 read: End warm-up 1 read: Not end warm-up	Select presca 00: fppH 01: Reserved 10: fc/16 11: Reserved	I
						~ <	SYSCK	GEAR2	GEAR1	GEAR0
							SYSCK		W GEART	GEARU
							0	. 1 (0	0
							System			
							clock	selection (f	ency gear val	ue
	System						selection	000: fc		
SYSCR1	clock control	E1H					0: fc 1: fs	001: fc/2	\	
	register 1							010: fc/4 011: fc/8 100: fc/16 101: (Rese 110: (Rese 111: (Rese	rved) rved)	
				SCOSEL	WUPTM1	WUPTM0	HALTM1	HALTM0	SELDRV	DRVE
				R/W) R/W	R/W	R/W/	R/W	R/W	R/W
	System clock		- T	0: fs	1 Warming-up	0 time	00: Reserve	1 ed	0 <drive></drive>	0 1: Drive
SYSCR2	control register 2	E2H		1: ffpH	00: Reserve 01: 2 ⁸ /input 10: 2 ¹⁴ /input 11: 2 ¹⁶ /input	d frequency frequency	01: STOP r 10: IDLE1 r 11: IDLE2 r	mode mode	Mode Select 0: STOP 1: IDLE	the pin in STOP/ IDLE1 mode
			\rightarrow							

Clock gear (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			PROTECT	-	-	-	=	EXTIN	DRVOSCH	DRVOSCL
			R	R/W	R/W	R/W	R/W	/R/W	R/W	R/W
	EMC		0	0	1	0	0	0	1	1
EMCCR0	control register 0	ЕЗН	Protection flag 0: Off 1: On	Always write 0	Always write 1	Always write 0	Always write 0	1: fc is external clock	fc oscillator drivability 1: Normal 0: Weak	fs oscillator drivability 1: Normal 0: Weak
EMCCR1	EMC control register 1	E4H	Set	protection (•	•	• ()	FMCCR2 =	A5H in1st-ke	
EMCCR2	EMC control register 2	E5H				•	_ \		= 5AH in 2nd	•
				ENFROM	ENDROM	ENPROM		FFLAG	DFLAG	PFLAG
				R/W	R/W	(R/W/		R/W	R/W	R/W
				0	0	\\(\sqrt{0}\)		0)0	0
				CS1A	CS2B-2G	CS2A		CS1A	C\$2B-2G/	CS2A
	EMC			area detect	area detect	area detect		write	write	write
EMCCR3	control	E6H		enable	enable	enable		operation flag	operation flag	operation flag
	register 3			0: Disable	0: Disable	0: Disable		When readi		liag
				1: Enable /	1: Enable	1: Enable		Ø: Not writte	-	
								1: Written		
				$\mathcal{A}($				When writing	ng	
								0: Clear flag	9	
					<i>A</i> /		\mathcal{A}		TA3MLDE3	TA3LCDE
				\mathcal{H}			\forall		R/W	R/W
	EMC			W.			1		0	0
EMCCR4	control	E7H		\wedge					MLD	LCD clock
	register 4				<	//			clock	selection
									selection	0: 32 kHz
			$(// \land)$			7/			0: 32 kHz 1: Timer 3	1: Timer 3
			() / /			>			i. Timer 3	

Note: EMCCR1/2

If protection is on, the following SFRs can't be rewrite

- 1. CS/WAIT Controller B0CS, B1CS, B2CS, B3CS, BEXCS, MSAR0/1/2/3, MAMR0/1/2/3
- 2. MMU

LOCAL0/1/2/3

- 3. Clock gear (EMCCR1, EMCCR2 can be written to) SYSCR0, SYSCR1, SYSCR2, EMCCR0, EMCCR3
- 4. DFM
 DFMCR0, DRMCR1
- p2FC, P5CR, P5FC, P5FC2, P6CR, P6FC, P6FC2 P7CR, P7FC, P7FC2, PDCR, PDFC
- 6. DRAMC DMEMCR, DREFCR

(6) DFM control

Symbol	Name	Address		7		6	5	4	3	2	1	0
				ACT1		ACT0	DLUPFG	DLUPTM				
				R/W		R/W	R	R/W		\int_{-1}^{2}		
	551			0		0	0	0		J		
DFMCR0	DFM control	E8H		DFM	LUP	fFPH	Lockup	Lockup				
DI WORO	register 0	Lon	00	STOP	STOP	fosch	flag	time		((1	
	Ü		01	RUN	RUN	fosch	0: Out of LUP	0: 2 ¹² /f _{OSCH}				
			10	RUN	STOP	f_{DFM}	1: In LUP	1: 2 ¹⁰ /f _{OSCH}	. ((7)		
			11	RUN	STOP	fosch	1.111 201			$(\vee/)$		
				D7		D6	D5	D4	D3	D2	D1	D0
	DEM							R/	w (()			
DFMCR0	DFM control	E9H		0		0	0	1	Q)	1	1
Di Morto	register 1	2011						DFM q6	rrection			
						Input	frequency 4	to 6.75 MHz	(at 2.7 V to	3.6 V): Write	e OBH	
						Inp	ut frequency	2 to 2.5 MH	z (at 2 V ± 1	0%): Write 1	BH	~

(7) 8-bit timer

(7-1) TMRA01

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TA0RDE				I2TA01	TA01PRUN	TA1RUN	TA0RUN
			R/W				R/W	ŔŴ	R/W	R/W
TA01	Timer		0				0	0	0	0
RUN	RUN	100H	Double				IDLE2	8-bit timer r	un/stop cor	trol
			buffer				0: Stop	0: Stop and	_ /	
			0: Disable				1: Run	1: Run (Co	unt up)	
			1: Enable							
TAODEO	8-bit	102H				-	- \\			
TA0REG	timer register 0	(Prohibit RMW)				•	V)	$\overline{}$		
	register o	,				Unde	efined			
T	8-bit	103H				-				
TA1REG	timer register 1	(Prohibit RMW)					V		-	
	register i	IXIVIVV)		<u> </u>	1		efined	1	M	
			TA01M1	TA01M0	PWM01	PWM00	TA1CLK1	TA1CLK0	TAOCLK1	TA0CLK0
	8-bit		_				W ~	(✓ <u> </u>
TA01	timer	104H	0	0	0	0//)) 0	0 \	9/	0
MOD	Source CLK and		00: 8-bit tin		00: Reserve		00: TA0TR	G	00: TAØIN	pin
	MODE		01: 16-bit ti 10: 8-bit PF		01: 2 ⁶ PWN	i cycle	01: φT1		01: \$\tag{7}	
			10: 8-bit PV	_	11: 28		10: φT16		10: φT4	
-			11. 0-01. 1 V	VIVI	11.2	\sim	11: φT256)11: φT16	T4 (FF10
						\downarrow	TA1FFC1	\rightarrow	TA1FFIE	TA1FFIS
	8-bit	40511		\rightarrow	1		1 (R)	WV \		W
TA1FFCR	timer	105H (Prohibit				\rightarrow			0 1: TA1FF	0 0: TMRA0
IAIITOR	flip-flop control	RMW)		< (00: Invert 1 01: Set TA		invert	1: TMRA1
	control	,					10: Clear T		enable	inversion
					\		11: Don't c			
	<u> </u>	1)					
	(7-2) TMI	RA23		$\supset \bigwedge$		\wedge	~			
	,		((1		//				

(7-2) TMRA23

	(1 2) 11111	1112 0								
Symbol	Name	Address	7	<u></u> 6	5	4	3	2	1	0
			TA2RDE	\searrow			12TA23	TA23PRUN	TA3RUN	TA2RUN
			((R/W < \			1	R/W	R/W	R/W	R/W
TA23	Timer		(0	0	0	0
RUN	RUN /	/108H)	Double	^		$\langle \rangle$	IDLE2	8-bit timer r	un/stop con	trol
		< /-	buffer		$\langle \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	//	0: Stop	0: Stop and		
		\ / /	0: Disable				1: Run	1: Run (Co	unt up)	
			1: Enable							
	8-bit	10AH	>							
TA2REG	timer	(Prohibit			\		V			
	register Ø	RMW)				Unde	efined			
	8-bit	10BH	-	\rightarrow		-	-			
TA3REG	timer	(Prohibit		(-	V			
^	register 1	RMW)					efined			
			TA23M1	TA23M0	PWM21	PWM20	TA3CLK1	TA3CLK0	TA2CLK1	TA2CLK0
	8-bit	\wedge					W			
TA23	timer		$\sqrt{0}$	<i>))</i> 0	0	0	0	0	0	0
MOD	source	10CH	00: 8-bit-tim		00: Reserv		00: TA2TR	G	00: Reserv	ed
	CLK and MODE	<	01: 16-bit ti		01: 2 ⁶ PWM	cycle	01: φT1		01: φT1	
	WIODE		10: 8-bit PF		10: 2 ⁷		10: φT16		10: φT4	
			11: 8-bit PV	VIVI	11: 2 ⁸		11: φT256	1	11: φT16	
							TA3FFC1	TA3FFC0	TA3FFIE	TA3FFIS
	8-bit							W	R/	
TAGEFOR	timer	10DH					1	1	0	0
TA3FFCR	flip-flop	(Prohibit RMW)					00: Invert T	-	1: TA3FF invert	0: TMRA2 1: TMRA3
	control	TXIVIVV)					01: Set TA	_	enable	inverision
							10: Clear T 11: Don't c	-	Chable	
							TT. DONT C	are		

(8) UART/SIO channel (1/2)

(8-1) UART/SIO channel 0

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial	200H	RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0
SC0BUF	channel 0	(Prohibit			R (F	Receiving)/M	(Transmiss	ion)		
	buffer	RMW)				Unde	fined			
			RB8	EVEN	PE	OERR	PERR	FERR	7 m	
	Serial		R	R/	W	R (Clea	red to 0 by r	eading)	\nearrow	
SC0CR	channel 0	201H	Undefined	0	0	0	0	(/ø <		
	control		Receiveing	Parity	1: Parity		1: Error	(\bigcirc)		
			data bit 8	0: Odd	enable	Overrun	Parity	Framing		
				1: Even)>		
			TB8	-	RXE	/-	SM1	SM0	SC1	SC0
			_				W	_		
	Serial		0	0	0	0 <	0	0	<u>\0\</u>	>0
SC0	channel 0	202H	Transfer data bit 8	Always write 0	Receive	Always write 0	00: I/O Interf 01: UART 7		00: TAOTRO	
MOD0	mode0	20211	data bit o	Willo	function 0: Receive		10: UART 7		01: Baud rat 10: Internal of	
	ouoo				disable		11: UART 9		11: IrDA clos	
					1: Receive		11. 07 411 0			
					enable				\rightarrow	
			_	BR0ADDE	BR0CK1	BR0CK0	BR0S3	BR0S2	BR0S1	BR0S0
				•		> R/	w C	77,0		
	Baud rate		0	0	1 /)	0((/	/ ()	0	0
BR0CR	control	203H	Always	1:(16 - K)/16	0T¢ :00		Setti	ng the dividi	ed frequenc	y "N"
	CONTROL		write 0	divded	01: φΤ2			(0 t	o F)	
				enable	10: ∳T8))			
				(11: φT32				1	_
	Serial		/				BR0K3	BR0K2	BR0K1	BR0K0
BR0	channel 0	2041	\mathcal{A}			A			W	1 .
ADD	K setting	204H	1		\sim	A.	0	0	0	0
	register					163			ency divisor	
			(////	EDDVO			(L	olvided by in	+ (16 – K)/1	6)
			\\\(\)[280)	FDPX0						
	/	() L	R/W	R/W		\rightarrow				
	Serial		IDLE2	1/0		$\overline{}$				
SC0	channel 0	205H	0: Stop	interface	7/					
MOD1	mode1		1: Run	1: Full						
	$\langle \vee \rangle$			duplex						
	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	\ \ \	,	0: Half	\vee					
			. (duplex						

(8-2) IrTA

_					1 1						
	Symbol	_Name	Address	$^{\prime}$	<i>) </i>	5	4	3	2	1	0
				RLSEL	RXSEL	TXEN	RXEN	SIRWD3	SIRWD2	SIRWD1	SIRWD0
				R/W	R/W	R/W	R/W		R/	W	
		/ IrDA		0	0	0	0	0	0	0	0
	SIRCR	control	207H	Transmission	Receiving	Transmission	Receiving	Set effective	e SIRRxD pu	lse width	
		register	_	pulse width	data	0: Disable	0: Disable	Pulse width	more than 2	x × (Set valu	e + 1) +
				0: 3/16	0: H pulse	1: Enable	1: Enable	100ns			
				1: 1/16	1: L pulse			Possibale:	1 to 14		
					,			Impossible:	0, 15		

UART/SIO channel (2/2)

(8-3) UART/SIO channel 1

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial	208H	RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0
SC1BUF	channel 1	(Prohibit			R (F	Receiving)/M	/ (Transmiss	ion)		
	buffer	RMW)				Unde	efined			
			RB8	EVEN	PE	OERR	PERR	FERR	\$¢ĽKS	IOC
	0!!		R	R/	W	R (Clea	red to 0 by r	eading)	/ R	W
SC1CR	Serial channel 1	209H	Undefined	0	0	0	_ 0 ((/ø\	0	0
SCICK	control	2090	Receiving	Parity	1: Parity		1: Error	$\langle \langle \rangle \rangle$	0: SCLK1↑	1: SCLK1
	CONTRO		data bit 8	0: Odd	enable	Overrun	Parity	Framing	1: SCLK1↓	Pin
				1: Even						
			TB8	CTSE	RXE	WU	SM1	√/SM0	SC1	SC0
						R/	W			\
SC1	Serial		0	0	0	0 <	0	0	<0(>0
MOD0	channel 1	20AH	Transmission	1: CTS	1: Receive	1: Wake up	00: I/O Inter	face	00: TAOTRO	;
	mode		data bit8	enable	enable	enable/	01: UART 7	bits	01: Baud rat	e generator
							10: UART 8	bits	10: Internal	lock f _{SYS}
							11: UART 9	bits	11: External	clock SCLK
			ı	BR1ADDE	BR1CK1	BR1CK0	BR1S3	BR1S2	BR1S1	BR1S0
					$\mathcal{A} \cap$	R/	W		\	
	Baud rate		0	0	Ø	9	0	9	0	0
BR1CR	control	20BH	Always	1:(16 – K)/16	00: ∳T0	\supset	Setti	ng the dividi	ed frequenc	y "N"
			write 0	divded	01: ∳T2			/)) (0 t	o F)	
				enable	10: \$18					
					11: ∳T32	=/ $=$		1	1	1
	Serial						BR1K3	BR1K2	BR1K1	BR1K0
BR1	channel 1			\mathcal{L}					W	ı
ADD	K setting	20CH	\rightarrow	\sim			0/	0	0	0
	register			\wedge				•	ency divisor	
				_))	<u> </u>		(L	Divided by N	+ (16 – K)/1	6)
			12S1 \	_EDPX1						
			(R/W	R/W						
			$\langle 0 \rangle$	0	\rightarrow	$\overline{}$				
SC1	Serial	/) <u>L</u>	IDLE2	I/O interface))				
MOD1	channel 1	20DH	0: Støp	mode						
	mode1		1: Run	1: Full						
			>	duplex						
	$\wedge \wedge$			0: Half						
į				duplex	\searrow					
			. (>						
			$\langle \langle \rangle \rangle$							
	(())									
		\wedge		// ~						
	7/		$\gamma \setminus $))						
		>,	$\langle \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$							

(9) DRAM control

Symbol	Name	Address	7	6	5	4	3	2	1	0
			DMI	RS2	RS1	RS0	RW2	RW1	RW0	RC
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			0	0	0	0	0	0	0	0
DREFCR	DRAM function control	430H	Dummy cycle 0: Disable 1: Dummy cycle	00 00 01 01 10 10	cycle insetsi 00: 31 states 01: 110 state 10: 220 state 11: 450 state 00: 900 state 01: 1200 sta 10: 1800 sta	es es es es tes tes	Re	fresh-cycle w 000: 2 states 001: 3 states 010: 4 states 011: 5 states 100: 6 states 101: 7 states 110: 8 states		Refresh- cycle 0: Disable 1: Enable
			SRFC	-	-	MACM	MUXE	MUXW1	MUXWO	MAC
			W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	DDAM	431H	1	0	0	0/	0	0	20	0
DMEMCR	DRAM memory control	(Prohibit RMW)	Self -refresh 0: Self -refresh 1: Release	Always write 0	Always write 0	Memory access control 0: Normal 1: Slow	Multiplex address 0: Disable 1: Enable	Multiplex ad 00: 8 bits 01: 9 bits 10: 10 bits 11: 11 bits	dress length	Memory access control 0: Disable 1: Enable

(10) Watchdog timer

					71	>	1 \ /	/ 11		
Symbol	Name	Address	7	6 (\5	4	3	<u></u>	1	0
			WDTE	WDTP1	WDTP0	\mathcal{A}	\mathcal{M}	I2WDT	RESCR	_
			R/W	R/W	R/W		#	R/W	R/W	R/W
			1	((0)	0		\neq	0	0	0
	WDT		1: WDT	00: 2 ¹⁵ /f _{SYS} ,	10: 2 ¹⁹ /f _{SYS}		~	IDLE2	1: RESET	Always
WDMOD	MODE register	300H	enable		11: 2 ²¹ /f _{SYS}		·	0: Stop 1: Run	connect internally WDT out pin to RESET pin	write 0
WDCR	WD control	301H (Prohibit/ RMW)			B1H; V	VDT disable	- V - 4EH: WD	T clear		

(11) RTC (Real time clock)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
Symbol	Name	Address	$\sqrt{}$						-		
	Casand			SE6	SE5	SE4	SE3	SE2	SE1	SE0	
SECR	Second register	320H					R/W	<u> </u>			
	register		O in road	40.0	20.0	40.0	Undefined	102	2 s	1.0	
			0 is read	40 s	20 s	10 s	8 s	4.8		1 s	
	Minuta			MI6	MI5	MI4	MI3	MI2	MI1	MIO	
MINR	Minute register	321H		R/W Undefined							
	register		O in road	40	00 :-	40		(//	0 1	1 4	
			0 is read	40 min	20 min	10 min	8 min	/4 min)	2 min	1 min	
					HO5	HO4	НОЗ	HO2	HO1	HO0	
HOURR	Hour	322H						efined			
HOURK	register	32211	O is	rood	20 h/	10 h		4 h	2/h	1 h	
			0 15	read	(PM/AM)	1011	8h	411	211	1 h	
					(1 101/74101)			WE2	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	WE0	
	Day					\overline{A}		VVEZ /	R/W) WEU	
DAYR	register	323H	$\overline{}$			\mathcal{A}		\ (Undefined	<u>/</u>	
	rogiotor				0 is read		<i>)</i> _	W2	W1	wo	
					DA5	DA4	DA3	DA2	DA1	DA0	
	Date		$\overline{}$		DAS	DK4		W	DAT	DAU	
DATER	register	324H	$\overline{}$		4	\rightarrow		efined)		
	. og.oto.		O is	read	20 d) 10 d	8 d	A d	2 d	1 d	
			<u></u>	Toda -	200	MO4	MO3	MO2	MO1	MO0	
		325H	$\overline{}$			1004	IVIOS	R/W	IVIOT	IVIOU	
		32311	//	\leftarrow				Undefined			
MONTHR	Month	Page 0		Ø is read		10 month	8 month	4 month	2 month	1 month	
WONTHR	register	Page 1			\					0: Indicator	
			_)	0 is read	\\\			for 12 hour	
				7 /		0 is read	*			1: Indicator	
							1	ſ	ſ	for 24hour	
			YE7	√y∕E6	YE5	YE4	YE3	YE2	YE1	YE0	
	Year	326H	(O/A)								
YEARR	register		(Unde				1	
	/	Page 0	80 y	40 y	(20 y / <	10 y	8 y	4 y	2 y	1 y	
		Page 1			0 is	/	1	l	Leap ye	ar setting	
		327H				ADJUST	ENATMR	ENAALM		PAGE	
PAGER	Page				\rightarrow	W		W		R/W	
PAGER	register	(Prohibit				A 11 ·	Undefined			Undefined	
	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	RMW)	,	0 is read	\rightarrow	Adjust	Timer enable	Alarm enable	0 is read	Page setting	
		328H	DIS1HZ	DIS16HZ	RSTTMR	RSTALM	RE3	RE2	RE1	RE0	
^	Reset	3∠0∏	W								
RESTR	register	(Prohibit	0: 1 Hz			Unde	fined				
		(Prohibit RMW)		0 16 Hz	1: Reset	1: Reset		Always	s write 0		
	1		2	//	timer	alarm					

(12) Melody/alarm generator

		alarm gen	7			4	•	_		
Symbol	Name	Address		6	5	4	3	2	1	0
	Alarm-		AL8	AL7	AL6	AL5	AL4	AL3	AL2	AL1
ALM	pattern	330H					W			
	register						0			
					1	Alarm-patt	ern setting			1
			FC1	FC0	ALMINV	-	-	(-() ~-	MELALM
			R	W			R/	\sim		
	Melody/		(0	0	0	0 /	$\bigcirc \emptyset \land$	0	0
	alarm	331H	Free run co	ounter	Alarm		Always	write 0)		Output
MELALMC	control		control		wave					wave
	register		00: Hold		invert					0: Alarm
			01: Restart	İ	1: Invert)		1: Melody
			10: Clear							
			11: Clear a	nd start						
	Melody		ML7	ML6	ML5	ML4	ML3	ML2	ML1	ML0
MELFL	frequency	332H				R/	Ŵ>		17 //	>
IVILLI	register-L	33211					9)	~ ((\bigcirc	
	register-L				Melod	y frequency	setting (low	8 bits)	7//	
			MELON		\rightarrow	1	ML11	ML10	MF8	ML8
			R/W					R	W	
			0		M				0	
	Melody		Melody				Melody	frequency	setting (High	4 bits)
MELFH	frequency		counter	(\supset				
IVIELET	register-H		control					())		
	register-m		0: Stop	7(
			and			//				
			Clear		\triangleright))			
			1: Start							
				\mathcal{I}	-	IALM4E	TALM3E	IALM2E	IALM1E	IALM0E
	Alarm interrupt		4	$\bigg) \bigg/$	R/W			R/W		
ALMINT	enable	334H	1	#	0 /			0		
	register				Always	INTA	ALM4 to INT.	ALM0 interru	upt output er	nable
		1	$\langle \gamma \rangle_{\Lambda}$		write 0					
			$(\vee /))$							
	/			^	(7/4)					
		(/-			(\vee))				
		\\/								
					7/					
			>							
	7/		^		\checkmark					
	~ \	\searrow		7						
			$\langle A \rangle$							
	(())									
		\wedge		\ \						
	7/	((,	$\langle \rangle \rangle$)						
	/		$\langle \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	/						
/ /		/ ^								

TOSHIBA

TMP91C016

(13) MMU

Symbol	Name	Address	7	6	5	4	3	2	1	0
			L0E					L0EA22	L0EA21	L0EA20
			R/W					_	R/W	
	LOCAL0		0						0	
LOCALO	control register	350H	Bank for LOCAL0 0: Disable 1: Enable				/	000 Setting	nk number for is prohibited end common	because it
			L1E					L1EA23	L1EA22	L1EA21
			R/W						R/W	
	LOCAL1		0						0	
LOCAL1	control register	351H	Bank for LOCAL1 0: Disable					011	nk number for Setting is pro it predetend area	ohibited
-			1: Enable							<u> </u>
			L2E			$\nearrow \nearrow$		L2EA23	L2EA22	L2EA21
	1.0041.0		R/W			\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		\sim ((R/W	
LOCAL2	LOCAL2 control	352H	0		\rightarrow	\sim		0.5	5(0)	100110
LOCALZ	register	33211	Bank for LOCAL2		_(nk number fo Lis prohibited	
			0: Disable 1: Enable						end commor	
			L3E			L3EA26	L3EA25	L3EA24	L3EA23	L3EA22
			R/W	/	7			/ R/W		
	LOCAL3		0	7	f					
LOCAL3	control register	353H	Bank for LOCAL3 0: Disable 1: Enable			01000 to 010 00000 to 000 00100 to 001	11 : CS2B	01100 to 01		
			i. Ellable	$\overline{}$	/	_	\vee	10000 to 1	111: Set proh	ibition

(14) LCD control

Symbol	Name	Address	7	6	5	4	3	2	1	0
-			SAL15	SAL14	SAL13	SAL12		-	-	MODE
	LCD start			R/	W	•		R/W	R/W	R/W
LCDSAL	address	360H		()			0	0	0
LODOAL	register	30011	SR m	node start ad	dress A15 to		Always	Always	Mode	
	low							write 0	write 0	0: RAM
									<i>)</i>	1: SR
	LCD start		SAL23	SAL22	SAL21	SAL20	SAL19 /	SAL18	SAL17	SAL16
LCDSAH	address	361H					W	\vee $\langle \rangle \rangle$		
	register high						0			
	riigii			1			dress A23 to	1 6	1	1
			COM3	COM2	COM1	COM0	SEG3	SEG2	SEG1	SEG0
		1					W			
						Q1	0		4	\searrow
LCDSIZE	LCD size	20211		LCD commo	-			CD common	/ '	*
LCDSIZE	register	362H	0000: 64	0101: 12		(7/4)	0000: 32	0101: 16		
			0001: 68	0110: 14			0001: 64 0010: 80	0110: 24	\sim // \sim \	
			0010: 80 0011: 100	0111: 16 1000: 20	/ /	\sim	0010: 80	1000: 36	(/ /	
			0100: 120	1000: 20		Reserved	0100: 128	1000.50		Reserved
			LCDON	-	4.(BUS1	BUS0	MMULCD	FP8	START
				1			W			_
	LCD			(> (0 (7)	/ \		
LCDCTL	control	363H	DOFF	Always	Always	SR mode c	data bus	RAM type	f _{FP} set	SR mode
	register	000.1	pin	write 0	write 0	width selec	T /	setting	value bit8	start
			0: Off			00: Byte		0: Off		address
			1: On		<u> </u>	01: Nibble		1: On		1: Start
						10: Bit				
	LCD frame		FP7	FP6	FP5	FP4	FP3	FP2	FP1	FP0
LCDFFP	frequency	364H				_//	<u>W</u>			
	register			<u> </u>		111	0			
	rogiotor	((γ)			TEP SET VAI	ue bit7 to 0	DAMBUIG	101	400
			RAW	- R/W	(R/W)			RAMBUS R/W	AC1 R/W	AC2 R/W
	LCD /		0	R/W	(R/VV)			0	0	0
LCDCTL2	control	366H	Always writ		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			0: Byte	00: Type A	1 0
	register 2	77.	niways Will	6111	$\backslash \backslash$			1: Word	00. Type A 01: Type B	
	3		<					1. ***	10: Type D	
	^ ^								11: Reserv	
		<u> </u>	<u> </u>				<u> </u>			

(15) HVC (Horizontal and vertical converter) (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
	H/V		HVRA07	HVRA06	HVRA05	HVRA04	HVRA03	HVRA02	HVRA01	HVRA00	
HVREGA0	converter	450H	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
IVKEGAU	register	43011	0	0	0	0	0	9	0	0	
	A0				H	/V conversio	n data hanga	ar 🔪			
	H/V		HVRA17	HVRA16	HVRA15	HVRA14	HVRA13	HVRA12	HVRA11	HVRA10	
HVREGA1	converter	451H	R/W	R/W	R/W	R/W	R/W	R/W	/R/W	R/W	
TVKEGAT	register	43111	0	0	0	0	0 /	$\bigcirc 0 \land $	0	0	
	A1				Н	/V conversio	n data hang	ar /))			
	H/V		HVRA27	HVRA26	HVRA25	HVRA24	HVRA23	HVRA22	HVRA21	HVRA20	
I) /DEO 40	converter	452H	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
HVREGA2	register	45ZH	0	0	0	0	_ 0)) o	0	0	
	A2				Н	/V conversio	n data hang	ar			
	H/V		HVRA37	HVRA36	HVRA35	HVRA34	HVRA33	HVRA32	HVRA31	HVRA30	
U/DE0.40	converter	45011	R/W	R/W	R/W	RAW	R/W	R/W	> R/W	R/W	
HVREGA3	register	ster 453H	0	0	0	(0)/	0	0 (0	0	
	A3				H	/V conversio	n data hang	ar			
	H/V		HVRA47	HVRA46	HVRA45	HVRA44	HVRA43	HVRA42	HVRA41	HVRA40	
D/DEO 4.4	converter	45411	R/W	R/W	R/W	R/W	R/W	R/W	RW	R/W	
HVREGA4	register	454H	0	0	0	0	0	(0)	0	0	
	A4		H/V conversion data hangar								
	H/V		HVRA57	HVRA56 /	HVRA55	HVRA54	HVRA53	HVRA52	HVRA51	HVRA50	
W/DE0.45	converter	455H	R/W	R/W	R/W	R/W	R/W//	R/W	R/W	R/W	
HVREGA5	register	455H	0	9	Q	9	0	0	0	0	
	A5				, Н	/V conversio	n data hang	ar	•		
	H/V		HVRA67	HVRA66	₩VRA65	HVRA64	HVRA63	HVRA62	HVRA61	HVRA60	
I) /DEO 40	converter	45011	R/W	(R/W)	R/W	R/W	R/W	R/W	R/W	R/W	
HVREGA6	register	456H	0 _	,	0	. 0	6	0	0	0	
	A6			\wedge	H	√ conversio	n data hang	ar	•		
	H/V		HVRA77	HVRA76	HVRA75	HVRA74	HVRA73	HVRA72	HVRA71	HVRA70	
I) /DEO 4=	converter	45711	RW	R/W	R/W_	R/W	R/W	R/W	R/W	R/W	
HVREGA7	register	457H	(//6 < \	0	0	7/0	0	0	0	0	
	A7		H/V conversion data hangar								
		/) \		\wedge)					

HVC (Horizontal and vertical converter) (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	H/V		HVRB07	HVRB06	HVRB05	HVRB04	HVRB03	HVRB02	HVRB01	HVRB00
HVREGB0	converter	458H	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
HVKEGBU	register	43011	0	0	0	0	0	9	0	0
	B0				H	V conversio	n data hang	ar 🔪	R/W 0 12 HVRB11 R/W 0 22 HVRB21 R/W 0 32 HVRB31 R/W 0 42 HVRB41 R/W 0 42 HVRB41 R/W 0	
	H/V		HVRB17	HVRB16	HVRB15	HVRB14	HVRB13	HVRB12	HVRB11	HVRB10
HVREGB1	converter	459H	R/W	R/W	R/W	R/W	R/W	R/W	//R/W	R/W
HVKEGBI	register	459П	0	0	0	0	0 /	$\bigcirc 0 \land$	0	0
	B1				H	V conversio	n data hang	ar /))		
	H/V		HVRB27	HVRB26	HVRB25	HVRB24	HVRB23	HVRB22	HVRB21	HVRB20
	converter	45.11	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
HVREGB2	register	45AH	0	0	0	0	- 6)) o	0	0
	B2				H	V conversio	n data hang	ar		
	H/V		HVRB37	HVRB36	HVRB35	HVRB34	HVRB33	HVRB32	HVRB31	HVRB30
	converter	45011	R/W	R/W	R/W	RAW	R/W	R/W	> R/W	R/W
HVREGB3	register	45BH	0	0	0	(0)/	0	0 (0	0
	B3				H	V conversio	n data hang	ar		
	H/V		HVRB47	HVRB46	HVRB45	HVRB44	HVRB43	HVRB42	HVRB41/	HVRB40
	converter	45011	R/W	R/W	R/W	RAW,	R/W	R/W	RW	R/W
HVREGB4	register	45CH	0	0	0	0	0	(0)	0	0
	B4				(Н	V conversio	n data hang	ar		
	H/V		HVRB57	HVRB56 /	HVRB55	HVRB54	HVRB53	HVRB52	HVRB51	HVRB50
	converter	45011	R/W	R/W	R/W	R/W	R/W//)R/W	R/W	R/W
HVREGB5	register	45DH	0	0/	Q	9	0	0	0	0
	B5				Н	V conversio	n data hang	ar		
	H/V		HVRB67	HVRB66	HVRB65	HVRB64	HVRB63	HVRB62	HVRB61	HVRB60
	converter	45511	R/W	(R/W)	R/W	R/W	R/W	R/W	R/W	R/W
HVREGB6	register	45EH	0 _		0	. 0	6	0	0	0
	B6			\wedge	H	√ conversio	n data hang	ar		
	H/V		HVRB77	HVRB76	HVRB75	HVRB74	HVRB73	HVRB72	HVRB71	HVRB70
HVREGB7	converter	45FH /	R/W	R/W	R/W_	R/W	R/W	R/W	R/W	R/W
HVREGB/	register	45FH	(/6	0	0	7/0	0	0	0	0
	B7			-	()H,	V conversio	n data hang	ar	-	-
		()								
						/				

(16) HPLT, VLD

Symbol	Name	Address	7	6	5	4	3	2	1	0
			V0EN	LHSEL	INT0EN	VLD0IN	V03	V02	V01	V00
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			0	0	0	0	0	8	0	0
VLDCR0	VLD mode control register 0	440H (Prohibit RMW)	Voltage detection start flag 0: Detection off 1: Detection on	Detect level flag 0: Over 1.5 V 1: Below 1.4 V	Interrupt permission flag 0: Interrupt off 1: Interrupt on	Comparison result of voltage detection (Read-clear -write) 0: Voltage normal 1: Voltage decline	LHSEL = 0: LHSEL = 1:	12 levels (00		i
			V1EN	-	INT1EN	VLD1IN	(/	V12	V11	V10
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			0	0	0	0	0	0	0	0
VLDCR1	VLD mode control register 1	441H (Prohibit RMW)	Voltage detection start flag 0: Detection off 1: Detection on	Always write 0	Interrupt permission flag 0: Interrupt off 1: Interrupt on	Comparison result of voltage detection (Read-clear write) 0: Voltage normal 1: Voltage decline	Always write 0	The registe detection le	r setting of vovel	oltage
			V2EN	- <	(NT2EN)	VLD2IN/	<u>-</u> //)	V21	V20
			R/W	R/W	R/W	R/W	R/W\	R/W	R/W	R/W
			0	(0)	\\ o	0	0 //	0	0	0
VLDCR2	VLD mode control register 2	442H (Prohibit RMW)	Voltage detection start flag 0: Detection off 1: Detection on	Always write 0	Interrupt permission flag 0: Interrupt off 1: Interrupt on	Comparison result of voltage detection (Read-clear write) 0: Voltage normal 1: Voltage decline	Always write 0	Always write 0	The register voltage dete 2 levels (00 can be set	ection leve
		\					XT1SEL	VLD2USE	VLD1USE	VLD0US
	VLD)	\	1/2			R/W	R/W	R/W	R/W
VLDCTL	contrôl	2449H					0	0	0	0
	register	S		\sim	\rightarrow		0: Vcc drive 1: Vref drive	0: VLD no use 1: VLD use	0: VLD no use 1: VLD use	0: VLD n use 1: VLD u
\wedge		//		11/	TIM21	TIM20	TIM11	TIM10	TIM01	TIMOO
	HPLT	<i>)</i>		R/W	R/W	R/W	R/W	R/W	R/W	R/W
HPCTST1	function	445H (1000	0	0	0	0	0	0
	register 1		$\nearrow \nearrow$	Always	-	.D2	VL			D0
			7/	write 0		ng time	samplii		sampli	
					SAM_2	SAM 1	SAM_0	-	-	-
	~		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			0	0	0	0	0	0	0	0
	HPLT		Always	Always	VLD2	VLD1	VLD0	Always	Always	Always
HPCTST2	function register 2	446H	write 0	write 0	0: Run continually	0: Run continually	0: Run continually	write 0	write 0	write 0
					1: Run intermit- tently	1: Run intermit- tently	1: Run intermit- tently			

Points of Note and Restrictions 6.

- (1) Notation
 - a) The notation for built-in/I/O registers is as follows register symbol <Bit symbol>
 - TA01RUN<TA0RUN> denotes bit TA0RUN of register TA01RUN.
 - b) Read-modify-write instructions

An instruction in which the CPU reads data from memory and writes the data to the same memory location in one instruction.

Example 1)

SET

3, (TA01RUN) ... Set bit 3 of TA01RUN.

Example 2)

INC

1, (100H) ... Increment the data at 100H.

Examples of read-modify-write instructions on the TLCS-900

Exchange instruction

 $\mathbf{E}\mathbf{X}$ (mem), R

Arithmetic operations

ADD (mem), R/# ADC

(mem), R/

SUB (mem), R/#

(mem), R/#SBC

INC #3, (mem) DEG #3, (mem)

Logic operations

AND (mem), R/#

OR

(mem), R/#

XOR (mem), R/#

Bit manipulation operations

#3/A, (mem) STCF

#3, (mem)

SET #3, (mem) CHG #3, (mem)

#3, (mem) TSET

Rotate and shift operations

RLC (mem) RRC(mem)

RLSLA

(mem) (mem) (mem)

(mem)

SŁŁ

RRSRA

RES

(mem)

RLD

(mem) (mem) SRL

RRD (mem)

fc, fs, fFPH, fsys and one state

The clock frequency input on ins X1 and 2 is called fosch. The clock selected by DFMCR0<ACT1:0> is called fc.

The clock selected by SYSCR1<SYSCK> is called fFPH. The clock frequency give by fFPH divided by 2 is called fsys.

One cycle of fsys is referred to as one state.

(2) Points to note

a) AM0 and AM1 pins

This pin is connected to the VCC or the VSS pin. Do not alter the level when the pin is active.

b) EMU0and EMU1

Open pins.

c) Reserved address areas

The TMP91C016 does not have any reserved areas.

d) HALT mode (IDLE1)

When IDLE1 mode is used (in which oscillator operation only occurs), set RTCCR<RTCRUN> to 0 stop the timer for the real-time clock before the HALT instructions is executed.

e) Warm-up counter

The warm-up counter operates when STOP mode is released, even if the system is using an external oscillator. As a result a time equivalent to the warm-up time clapses between input of the release request and output of the system clock.

f) Programmable pull-up resistance

The programmable pull-up resistor can be turned ON/OFF by a program when the ports are set for use as input ports. When the ports are set for use as output ports, they cannot be turned ON/OFF by a program.

The data registers (e.g., P5) are used to turn the pull-up/pull-down resistors on/off. Consequently read-modify-write instructions are prohibited.

g) Watchdog timer

The watchdog timer starts operation immediately after a reset is released. When the watchdog timer is not to be used, disable it.

h) CPU (Micro DMA)

Only the LDC cr, r and LDC r, cr instructions can be used to access the control registers in the CPU (e.g., the transfer source address register (DMASn)).

Undefined SFR

The value of an undefined bit in an SFR is undefined when read.

i) POP SR instruction

Please execute the POP SR instruction during DI condition.

k) Releasing the HALT mode by requesting an interruption

Usually, interrupts can release all halts status. However, the interrupts (NMI, INTO to INT3, INTKEY, INTRIC, INTALMO to INTALM4, INTVLDO to INTVLD2) which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of fFPH) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficulty. The priority of this interrupt is compared with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

7. Package Dimensions

LQFP100-P-1414-0.50F

