JW3313S

3 Series Battery Protector

DESCRIPTION

JW3313S is a low-power battery protection IC for the 3 series rechargeable lithium-ion battery pack.

JW3313S integrates high-accuracy voltage detection, which realizes multiple protect functions including over-charge, over-discharge, over-current, and open wire detection.

FEATURES

- Input Voltage up to 30V
- High-accuracy Voltage Detection for Each Cell
  - Over-charge Detection Voltage V_{OC}: 3.65V, 3.85V, 4.2~4.375V (25mV step) ±25mV (25℃)
  - Over-charge Release Hysteresis V_{OCRH}: 0.1~0.4V (100mV step)
  - Over-discharge Detection Voltage V_{OD}: 2.0V, 2.3V, 2.5V, 2.7V ±80mV (25℃)
  - Over-discharge Release Hysteresis V_{ODRH}: 0.3~0.7V (200mV step)
- Discharge Over-current Detection in 3-step:
  - 1st Detection Voltage V_{DOI1}: 50~150mV (25mV step) ±10mV
  - 2nd Detection Voltage V_{DOI2}: $2V_{DOI1}$ ±20mV
  - Short Circuit Detection Voltage V_{SHT}: 0.4V ±50mV
- Charge Over-current Detection Voltage V_{COI}:
  - -20mV ±5mV
  - -30mV ±10mV, -50mV ±10mV,
  - Disable
- 3-step Discharge Over-current Protection
  - For 1st, t_{DOI1} : 0.2s, 0.5s, 1s, 2s
  - For 2nd, t_{DOI2} : t_{DOI1} ×10%
  - For 3rd, t_{SHT} : 300μs
- Open Wire Detection
- Wide Range of Operation Temperature -40°C to +85°C
- Low Current Consumption (T=25°C)
  Full Power Mode 10μA typ.
  Sleep Mode 1.5μA typ.
  Shutdown Mode 350nA typ.
- Package: SOP8

APPLICATIONS

- Rechargeable Lithium-ion Battery Pack
- Power Tools, Garden Tool

TYPICAL APPLICATION



Selection Guides

Production Name Structure

JW3313S-XX

Series code[1)]
Sequentially set from AA to ZZ

Notes:

1) Relates to different detection threshold voltage

Products Series List[2)]

Part NO.	Charger Lock after over-charge or charge over-current[3)]	Over -charge detection voltage [V_{OC}]	Over -charge release voltage [V_{OCL}]	Over -discharge detection voltage [V_{OD}]	Over -discharge release voltage [V_{ODH}]
JW3313S-MC	N	4.250V	4.05V	2.7V	3.0V
JW3313S-MB	N	4.225V	4.025V	2.7V	3.0V
JW3313S-MD	N	4.250V	4.15V	2.7V	3.0V
JW3313S-MG	N	4.250V	4.05V	2.7V	3.0V

Part NO.	Charge over-current detection voltage [V_{COI}]	Discharge over-current 1 detection voltage [V_{DOI1}]	Discharge over-current 2 detection voltage [V_{DOI2}]	Short circuit detection voltage [V_{SHT}]	Discharge over current 1 detection delay time [t_{DOI1}]
JW3313S-MC	50mV	100mV	200mV	400mV	1s
JW3313S-MB	20mV	100mV	200mV	400mV	1s
JW3313S-MD	20mV	50mV	100mV	400mV	200ms
JW3313S-MG	disable	150mV	300mV	400mV	1s

Notes:

2) Please contact our sales office for products with detection voltage values other than those specified above.

3) If charger lock is disabled，the charge over current fault can be self-released with charger exiting.

If charger lock is disabled，the over-charge fault can be released when the battery voltage meets the recovery threshold without charger detection.

ORDER INFORMATION

DEVICE[1)]	PACKAGE	TOP MARKING[2)]
JW3313S-MCSOPB#TRPBF	SOP8	3313SMC YW□□□□□
JW3313S-MBSOPB#TRPBF	SOP8	3313SMB YW□□□□□
JW3313S-MDSOPB#TRPBF	SOP8	3313SMD YW□□□□□
JW3313S-MGSOPB#TRPBF	SOP8	3313SMG YW□□□□□

Notes:



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATING[1)]

VDD……-0.3V to +30V
VC3, VC2, VC1,VM, DO……VSS-0.3V to VDD+0.3V
VC(n)-VC(n-1) n=2,3……-0.3V to 20V
VDD-VC3……-0.3V to 20V
CO……VDD-30V to VDD+0.3V
Junction Temperature[2)] …… 150ºC
Lead Temperature …… 260ºC
Storage Temperature ……-65ºC to +150ºC

RECOMMENDED OPERATING CONDITIONS[3)]

Junction Temperature (T_J)…… -40ºC to 85ºC
VC(N)-VC(N-1) …… 0V to 5V

VDD to GND ..... 3V to 15V

THERMAL PERFORMANCE[4)]

	θ_{JA}	θ_{JC}
SOP8	116	54

ºC/W

Notes:

1) Exceeding these ratings may damage the device. These stress ratings do not imply function operation of the device at any other conditions beyond those indicated under RECOMMENDED OPERATING CONDITIONS.

2) The JW3313S includes thermal protection that is intended to protect the device in overload conditions. Continuous operation over the specified absolute maximum operating junction temperature may damage the device.

3) The device is not guaranteed to function outside of its operating conditions.

4) Measured on JESD51-7, 4-layer PCB.

ELECTRICAL CHARACTERISTICS

TA = 25ºC, unless otherwise stated.

ITEM		SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNITS
Power supply							
Power supply range[5)]		V_{DD}		3		15	V
Power-on reset threshold		V_{POR}	Rising		1.6	2	V
			Falling		1.4	1.8	V
Current consumption during full power		I_{FP}	V_{DD} =9.9V		10	15	μA
Current consumption during sleep		I_{SLEEP}	V_{DD} =8V		1.5	3	μA
Current consumption during shutdown		I_{SD}	V_{DD}=0.8V		350	500	nA
VC3~VC1 pin current		$I_{VC3\sim1}$		-1.0	0	1.0	μA
Voltage/Current Protections							
Detection period time for OV, UV[5)]		t_{DETV}		0.35	0.5	0.65	s
Over-charge	Detection voltage	V_{OC}		V_{OC}-0.025	V_{OC}	V_{OC}+0.025	V
	Release voltage	V_{OCL}		V_{OCL}-0.05	V_{OCL}	V_{OCL}+0.05	V
	Detection delay time[5)]	t_{OC}		0.7	1	1.95	s
	Release delay time[5)]	t_{OCL}		30	60	90	ms
Over-discharge	Detection voltage	V_{OD}		V_{OD}-0.08	V_{OD}	V_{OD}+0.08	V
	Release voltage	V_{ODH}	100mV /200mV /300mV Hysteresis	V_{ODH}-0.1	V_{ODH}	V_{ODH}+0.1	V
			others	V_{ODH}-0.13		V_{ODH}+0.13	
	Detection delay time[5)]	t_{OD}		0.7	1	1.95	s
	Release delay time[5)]	t_{ODH}		30	60	90	ms
1st Discharge over-current detection voltage		V_{DOI1}		V_{DOI1}-10	V_{DOI1}	V_{DOI1}+10	mV
1st Discharge over-current detection delay time[5)]		t_{DOI1}		0.7*t_{DOI1}	t_{DOI1}	1.3*t_{DOI1}	s

2nd Discharge over-current detection voltage	V_{DOI2}		V_{DOI2}-20	V_{DOI2}	V_{DOI2}+20	mV
2nd Discharge over-current detection delay time[5)]	t_{DOI2}		0.7*t_{DOI2}	t_{DOI2}	1.3*t_{DOI2}	s
Load short circuit detection voltage	V_{SHT}		350	400	450	mV
Load short circuit detection delay time[5)]	t_{SHT}		200	300	360	μs
Discharge over-current release delay time[5)]	t_{DOIR}		30	60	90	ms
Charge over-current detection voltage	V_{COI}	V_{COI}=-20mV	V_{COI}-5	V_{COI}	V_{COI}+5	mV
		V_{COI}=-30mV or -50mV	V_{COI}-10	V_{COI}	V_{COI}+10	mV
Charge over-current detection delay time[5)]	t_{COI}		6	10	14	ms
Charge over-current release delay time[5)]	t_{COIR}		1	2	2.6	s
Temperature Protection						
Chip over-temperature protection threshold[5)]	T_{CHIP}		130	150	170	ºC
Chip over-temperature protection release threshold[5)]	T_{CHIPR}		105	125	145	ºC
Output Voltage and Current						
CO output voltage “L”	V_{COL}			High_Z		
CO output voltage “H”	V_{COH}			V_{DD}		V
DO output voltage “L”	V_{DOL}			0	0.5	V
DO output voltage “H”	V_{DOH}			V_{DD}		V
CO pin source current	I_{COH}	V_{DD}=6V	0.7	1	1.3	mA
DO pin source current	I_{DOH}	V_{DD}=9V	0.7	1.7	2.7	mA
DO pin sink current	I_{DOL}	V_{DD}=6V	7	10	13	mA
Charger and Load detection function						
VM pull down resistance after discharge MOSFET turn off	R_{VMDN}		60	100	140	kΩ
Load detection threshold	V_{VMTH}		0.8	1	1.2	V
Charger detection current	I_{CO}	Charge over-current，Over-charge	50	100	170	nA

Charger detection threshold	V_{CHA}	Over-charge，Over-discharge，Charge over-current	20	70	120	mV
Other function						
Sleep status delay time[5)]	t_{SLP}		5	10	15	s
Sleep status exit delay time[5)]	t_{SLPR}		30	60	90	ms
Discharging detection threshold	V_{TH_DSG}		1.5	3	4.5	mV
Charge / Discharge mode change time[5)]	t_{CST}		30	60	90	ms
Test mode entry threshold[5)]	V_{ENTRY}				2	V
Test mode entry time[5)]	t_{ENTRY}		50	100	150	ms
Test mode exit time[5)]	t_{EXIT}		8	16	24	s

Note: 5) Guaranteed by design.

PIN DESCRIPTION

Pin No.	Name	Description
1	VDD	Input pin for positive power supply.
2	VC3	Connection pin for battery 3's positive voltage.
3	VC2	Connection pin for battery 2's positive voltage.
4	VC1	Connection pin for battery 1's positive voltage.
5	GND	Input pin for negative power supply.
6	VM	This is a dual-purpose pin: 1) Pin for charge and discharge current sensing. 2) Pin for load and charger detection.
7	DO	Gate connection pin for discharge control MOSFET.
8	CO	This is a dual-purpose pin: 1) Gate connection pin for charge control MOSFET; 2) Pin for charger detection.

BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

Power on Reset

Battery cells can be connected in any order, but it is recommended that the GND and VDD pins are connected first, and then connection continues from lower to higher voltage cells.

When the battery is connected to JW3313S, V_{DD} rises up. If $V_{DD}<V_{POR}$, all circuits power down and both charge and discharge MOSFETs turn off. When $V_{DD}>V_{POR}$, JW3313S enters initial status.

Normal Status

In the JW3313S, both CO and DO pins output high level voltage when all battery voltages are between V_{OD} and V_{OC}, the battery temperature is between V_{COT} and V_{CUT}, and the CS pin's voltage is between V_{COI} and V_{DOI1}. This is the normal status. At this time, the charge and discharge MOSFETs are on.

Over-Charge Status

JW3313S detects cell voltage once per t_{DETV}. When any battery voltage increases to V_{OC} or higher for longer than t_{OC}, the CO pin outputs "High_Z". Since the CO pin pulled down to the PACK- voltage by an external resistor, the charge MOSFET is turned off to stop charging. This is the over-charge status.

The over-charge status is released if the CO pin voltage is higher than V_{CHA} (optional by part number) and either of the conditions mentioned below is satisfied:

(1) All battery voltage drops to V_{OCL} or lower for longer than t_{OCL}.

(2) When the CS pin voltage is higher than V_{TH_DSG} during discharging and all battery voltage drops to V_{OC} or lower for longer than 400μs.

(3) When the CS pin voltage is higher than V_{DOI1} during discharging and all battery voltage drops to V_{OC} or lower for longer than 60μs.

Over-Discharge Status

JW3313S detects cell voltage once per T_{DETV}. When any voltage of the batteries decreases to V_{OD} or lower for longer than t_{OD}, the DO pin outputs low level voltage. The discharge MOSFET is turned off and it stops discharging. This is the over-discharge status.

The over-discharge status is released if either condition mentioned below is satisfied:

(1) The VM pin voltage is lower than V_{VMTH}, and all battery voltages increase to V_{ODH} or higher for longer than t_{ODH}.

(2) The VM pin voltage is lower than V_{CHA}, and all battery voltages increase to V_{OD} or higher for longer than t_{ODH}.

Sleep Status

If JW3313S is in over-discharge status, and the sleep timer overflow, the JW3313S enters sleep status. At sleep status, the discharge MOSFET is turned off and the charge MOSFET is turned on. The total current consumption is 1.5μA in sleep status.

The sleep status is released if the following condition is satisfied:

The VM pin voltage is lower than V_{CHA} for longer than t_{SLPR}.

Discharge Over-Current Status

In the JW3313S, if the VM pin voltage increases to the level of V_{DOI} or more for longer than t_{DOI},

the DO pin outputs low level voltage. The discharge MOSFET is turned off and it stops discharging. This is the discharge over-current status.

The VM pin is pulled down to the GND level via R_{VMDN} internally.

JW3313S has three thresholds for discharge over-current detection (V_{DOI1}, V_{DOI2}, V_{SHT}).

The discharge over-current status is released if the following condition is satisfied:

The VM pin voltage is lower than V_{VMTH} for longer than t_{DOIR}.

Charge Over-Current Status

In the JW3313S, if the VM pin voltage decreases to the level of V_{COI} or lower for longer than t_{COI}, the CO pin outputs "High_Z" and the DO pin outputs low level voltage. The charge and discharge MOSFETs are turned off. This is the charge over-current status. If charger lock is disabled，the charge over-current is released without remove the charger.

The charge over-current is released if the following condition is satisfied or self-released, that is optional through different part number:

The CO pin voltage is higher than V_{CHA} for longer than t_{COIR}.

Open Wire Detection

JW3313S integrates open wire detection and protection. When any of VC3 to VC1 pin is open, it detects open wire, charging and discharging are prohibited after a delay time.

Test Mode

When DO pin voltage is a V_{ENTRY} higher than VDD pin voltage for longer than t_{ENTRY}, the JW3313S is in test mode. In this mode the delay time of all protection including over-charge, over-discharge and over-current is shortened, see Table 1 for the details. The chip can be quickly tested by the user in this mode. After t_{EXIT} delay, JW3313S exits test mode.

Mode	t_{OC}(max)	t_{OD}(max)	t_{COI}(max)	t_{DOI1}(max)
Normal	1.95s	1.95s	10ms	t_{DOI1}
Test	10ms	10ms	600μs	1.5ms

Mode	t_{DOI2}(max)	t_{OT}(max)	t_{SLP}(max)	
Normal	t_{DOI2}	5s	10s	
Test	1ms	12ms	2ms	

Table 1 The Delay Time of Different Mode

Package and Bag Caution

1. JW3313S is MSD (Moisture-Sensitive Devices) and its MSL[6)] (Moisture-Sensitive Level) is level-3.
2. Calculated shelf life in sealed bag is 12 months at <40℃ and <90%RH(Relative Humidity).
3. Peak package body temperature[1)] is 260℃.
4. After bag is opened, devices that will be subjected to reflow solder or other high temperature process must
   a) Mounted within 168 hours of factory at the condition ≤30℃/60%RH.
   b) Stored at <10%RH.
5. Devices require bake before mounting if Humidity Indicator Car(HIC) is >10%RH when read at 23±5℃.
6. If baking is required, devices may be baked for 48 hours at 125 ± 5 ℃. If device containers cannot be subjected to high temperature for shorter bake times are desired, reference IPC/JEDEC J-STD-033 for bake procedure.

Note: 6) Level and body temperature defined by IPC/JEDEC J-STD-020.

TAPE AND REEL INFORMATION

Reel UNIT: mm



Package	Diameter Φ	Thickness W1	Width W2	W4
SOP8	330±2	17.6±2	12.4±2	100±2

Carrier Tape UNIT: mm





SECTION B-B



SECTION A-A

Note:
1)The carrier type is black, and colorless transparent.
2)Carrier camber is within 1mm in 100mm.
3)10 pocket hole pitch cumulative tolerance:±0.20.
4)All dimensions are in mm.

Package	Tape dimensions（mm）											
	P0	P2	P1	A0	B0	W	T	K0	Φ1	Φ2	E	F
SOP8	4.0±0.1	2.0±0.1	8.0±0.1	6.40±0.3	5.35±0.3	12.0±0.3	0.25±0.2	2.00±0.2	1.50min	1.50min	1.75±0.1	5.50±0.10

ACKAGE OUTLINE

SOP8 UNIT: mm



Symbol	MILLIMETER		
	MIN	NOM	MAX
A	—	—	1.75
A1	0.05	0.15	0.25
A2	1.25	1.40	1.65
b	0.32	0.42	0.52
c	0.10	0.20	0.30
D	4.50	5.00	5.50
E	5.50	6.00	6.50
E1	3.50	3.90	4.30
e	1.27TYP		
L	0.40	—	1.27
θ	0°	—	8°

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPAE



Package Type	Pin1 Quadrant
SOP8	1

IMPORTANT NOTICE

- **Joulwatt Technology Co.,Ltd reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein.**
- **Any unauthorized redistribution or copy of this document for any purpose is strictly forbidden.**
- **Joulwatt Technology Co.,Ltd does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.**
- **JOULWATT TECHNOLOGY CO.,LTD PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, SAFETY INFORMATION AND OTHER RESOURCES, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.**