JW5015B

2A, 40V Synchronous Step-Down Converter

Parameters Subject to Change Without Notice

FEATURES

- 3.6 V to 40 V operating input range
  2A output current
- Up to 94% efficiency
- High efficiency (>78%) at light load
- Internal Soft-Start
- Fixed 100kHz Switching frequency
- Input under voltage lockout
- Low EMI noise
- Available in thermally enhanced ESOP8 package
- Current run-away protection
- Short circuit protection
- Thermal protection

APPLICATIONS

- Distributed Power Systems
- Car charger
- FPGA, DSP, ASIC Power Supplies
- Green Electronics/ Appliances
- Networking Systems
- Notebook Computers

DESCRIPTION

The JW5015B is a current mode monolithic buck switching regulator. Operating with an input range of 3.6V~40V, the JW5015B delivers 2A of continuous output current with two integrated N-Channel MOSFETs. The internal synchronous power switches provide high efficiency without the use of an external Schottky diode. At light loads, the regulator operates in low frequency to maintain high efficiency and low output ripple. Current mode control provides tight load transient response and cycle-by-cycle current limit.

The JW5015B guarantees robustness with short-circuit protection, thermal protection, start-up current run-away protection, and input under voltage lockout.

The JW5015B is available in 8-pin ESOP package, which provides a compact solution with minimal external components. The package has an exposed pad for low thermal resistance.

TYPICAL APPLICATION

5V/2A Step Down Regulators



Efficiency vs Load Current
(Vout = 5V)



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PACKAGE	TOP MARKING	JUNCTION TEMPERATURE RANGE
JW5015BESOP#PBF	JW5015BESOP#TRPBF	eSOP8	JW5015B	– 40 ºC to 150 ºC

JWXXXXPPPP#TRPBF
- Pb Free
- Tape and Reel（If "TR" is not shown, it means Tube）
- Package Code
- Part Number

PIN CONFIGURATION

TOP VIEW



EXPOSED PAD(PIN 9) IS GND,
MUST BE SOLDERED TO PCB

ABSOLUTE MAXIMUM RATING

VIN, EN, SW Pin ..... -0.3V to 44V
BST Pin ..... SW-0.3V to SW+5V
All other Pins ..... -0.3V to 6V
Junction Temperature. 150ºC
Lead Temperature ..... 260 ºC
Storage Temperature ..... −65 ºC to +150 ºC

RECOMMENDED OPERATING CONDITIONS

Input Voltage VIN ..... 3.6V to 40V
Output Voltage Vout. ..... 0.8V to 37V
Operating Junction Temperature. . . -40ºC to 125ºC

THERMAL RESISTANCE θ_{JA} θ_{Jc}

ESOP8 ..... 50. . . . 10. . ºC /W

Note:

1) Exceeding these ratings may damage the device.
2) The JW5015B guarantees robust performance from -40°C to 150°C junction temperature. The junction temperature range specification is assured by design, characterization and correlation with statistical process controls.
3) The JW5015B includes thermal protection that is intended to protect the device in overload conditions. Thermal protection is active when junction temperature exceeds the maximum operating junction temperature. Continuous operation over the specified absolute maximum operating junction temperature may damage the device.
4) Measured on JESD51-7, 4-layer PCB.

ELECTRICAL CHARATERISTICS

V_{IN} = 24V, T_A = 25°C, unless otherwise stated.						
Item	**Symbol**	**Condition**	**Min.**	**Typ.**	**Max.**	**Units**
V_{IN} Undervoltage Lockout Thershold	V_{IN_MIN}	V_{IN} falling	2.7	3.1	3.6	V
V_{IN} Undervoltage Lockout Hysteresis	$V_{IN\_MIN\_HYST}$	V_{IN} rising	100	250	400	mV
Shutdown Supply Current	I_{SD}	V_{EN}=0V		0.1	1	μA
Supply Current	I_Q	V_{EN}=5V, V_{FB}=1V	30	75	100	μA
Feedback Voltage	V_{FB}	3.6V<V_{VIN}<40V	776	800	824	mV
Top Switch Resistance	$R_{DS(ON)T}$			130		mΩ
Bottom Switch Resistance	$R_{DS(ON)B}$			70		mΩ
Top Switch Leakage Current	I_{LEAK_TOP}	V_{IN}=40V, V_{EN}=0V, V_{SW}=0V			1	uA
Bottom Switch Leakage Current	I_{LEAK_BOT}	V_{IN}= V_{SW} = 40V, V_{EN}=0V			1	uA
Top Switch Current Limit	I_{LIM_TOP}	Minimum Duty Cycle		3.7		A
Switch Frequency	f_{SW}			100		kHz
Minimum On Time	T_{ON_MIN}			120		ns
Minimum Off Time	T_{OFF_MIN}	V_{FB}=0V	50	120	210	ns
EN shut down threshold voltage	V_{EN_TH}	V_{EN} falling, FB=0V	0.98	1.2	1.38	V
EN shut down hysteresis	V_{EN_HYST}	V_{EN} rising, FB=0V	10	40	100	mV
Thermal Shutdown	T_{TSD}			135		°C
Thermal Shutdown hysteresis	T_{TSD_HYST}			15		°C

PIN DESCRIPTION

ESOP8 Pin	Name	Description
1	SW	SW is the switching node that supplies power to the output. Connect the output LC filter from SW to the output load.
2	BST	Bootstrap pin for top switch. A 0.1uF or larger capacitor should be connected between this pin and the SW pin to supply current to the top switch and top switch driver.
3	BIAS	Output of the internal LDO. A capacitor of 2.2uF or larger should be connected at VD to ground.
4	FB	Output feedback pin. FB senses the output voltage and is regulated by the control loop to 800mV. Connect a resistive divider at FB.
5	NC	
6	NC	
7	EN	Drive EN pin high to turn on the regulator and low to turn off the regulator.
8	VIN	Input voltage pin. VIN supplies power to the IC. Connect a 3.6V to 40V supply to VIN and bypass VIN to GND with a suitably large capacitor to eliminate noise on the input to the IC.
9	GND	Ground.

BLOCK DIAGRAM



TYPICAL PERFORMANCE CHARACTERISTICS

Vin = 12V, Vo = 5V, L = 47μH, Cout = 47μF, TA = +25°C, unless otherwise noted

Steady State Test

VIN=12V, Vout=5V

Iout=2A,I_{in}=0.65A



Startup through Enable

VIN=12V, Vout=5V

Iout=1A(Resistive load)



Shutdown through Enable

VIN=12V, Vout=5V

Iout=1A(Resistive load)



Heavy Load Operation

2A LOAD



Medium Load Operation

1A LOAD



Light Load Operation

0.3A LOAD



C

Short Circuit Protection



Short Circuit Recovery



Load Transient

1A LOAD → 2A LOAD → 1A LOAD



FUNCTIONAL DESCRIPTION

The JW5015B is a synchronous, current-mode, step-down regulator. It regulates input voltage from 3.6V to 40V down to an output voltage as low as 0.8V, and is capable of supplying up to 2A of load current.

Current-Mode Control

The JW5015B utilizes current-mode control to regulate the output voltage. The output voltage is measured at the FB pin through a resistive voltage divider and the error is amplified by the internal transconductance error amplifier.
Output of the internal error amplifier is compared with the switch current measured internally to control the output current.

PFM Mode

The JW5015B operates in PFM mode at light load. In PFM mode, switch frequency decreases when load current drops to boost power efficiency at light load by reducing switch-loss, while switch frequency increases when load current rises, minimizing output voltage ripples.

Shut-Down

The JW5015B shuts down when voltage at EN pin is below 0.3V. The entire regulator is off and the supply current consumed by the JW5015B drops below 0.1uA.

Power Switch

N-Channel MOSFET switches are integrated on the JW5015B to down convert the input voltage to the regulated output voltage. Since the top MOSFET needs a gate voltage greater than the input voltage, a boost capacitor connected between BST and SW pins is required to drive the gate of the top switch. The boost capacitor is charged by the internal 3.3V rail when SW is low.

Vin Under-Voltage Protection

A resistive divider can be connected between Vin and ground, with the central tap connected to EN, so that when Vin drops to the pre-set value, EN drops below 1.2V to trigger input under voltage lockout protection.

Output Current Run-Away Protection

At start-up, due to the high voltage at input and low voltage at output, current inertia of the output inductance can be easily built up, resulting in a large start-up output current. A valley current limit is designed in the JW5015B so that only when output current drops below the valley current limit can the top power switch be turned on. By such control mechanism, the output current at start-up is well controlled.

Output Short Protection

When output is shorted to ground, output current rapidly reaches its peak current limit and the top power switch is turned off. Right after the top power switch is turned off; the bottom power switch is turned on and stays on until the output current falls below the valley current limit. When output current is below the valley current limit, the top power switch will be turned on again and if the output short is still present, the top power switch is turned off when the peak current limit is reached and the bottom power switch is turned on. This cycle goes on until the output short is removed and the regulator comes into normal operation again.

Thermal Protection

When the temperature of the JW5015B rises above 135°C, it is forced into thermal shut-down. Only when core temperature drops below 120°C can the regulator becomes active again.

APPLICATION INFORMATION

Output Voltage Set

The output voltage is determined by the resistor divider connected at the FB pin, and the voltage ratio is:

$$V_{FB} = V_{OUT} \cdot \frac{R_3}{R_2 + R_3}$$

where V_{FB} is the feedback voltage and V_{OUT} is the output voltage.

Choose R_3 around 10kΩ, and then R_2 can be calculated by:

$$R_2 = R_3 \cdot \left(\frac{V_{OUT}}{0.8V} - 1 \right)$$

The following table lists the recommended values.

V_{OUT}(V)	R2(kΩ)	R3(kΩ)
2.5	11.3	23.7
3.3	15.8	49.9
5	13	68.1

Input Capacitor

The input capacitor is used to supply the AC input current to the step-down converter and maintaining the DC input voltage. The ripple current through the input capacitor can be calculated by:

$$I_{C1} = I_{LOAD} \cdot \sqrt{\frac{V_{OUT}}{V_{IN}} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}} \right)}$$

where I_{LOAD} is the load current, V_{OUT} is the output voltage, V_{IN} is the input voltage.

Thus the input capacitor can be calculated by the following equation when the input ripple voltage is determined.

$$C_1 = \frac{I_{LOAD}}{f_s \cdot \Delta V_{IN}} \cdot \frac{V_{OUT}}{V_{IN}} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$

where C_1 is the input capacitance value, f_s is the switching frequency, $\triangle V_{IN}$ is the input ripple voltage.

The input capacitor can be electrolytic, tantalum or ceramic. To minimizing the potential noise, a small X5R or X7R ceramic capacitor, i.e. 0.1uF, should be placed as close to the IC as possible when using electrolytic capacitors.

A 22uF ceramic capacitor is recommended in typical application.

Output Capacitor

The output capacitor is required to maintain the DC output voltage, and the capacitance value determines the output ripple voltage. The output voltage ripple can be calculated by:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_s \cdot L} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}} \right) \cdot \left(R_{ESR} + \frac{1}{8 \cdot f_s \cdot C_2} \right)$$

where C_2 is the output capacitance value and R_{ESR} is the equivalent series resistance value of the output capacitor.

The output capacitor can be low ESR electrolytic, tantalum or ceramic. Lower ESR capacitors get lower output ripple voltage.

The output capacitors also affect the system stability and transient response, and a 47uF ceramic capacitor is recommended in typical application.

Inductor

The inductor is used to supply constant current to the output load. The inductance determines the ripple current which affects the efficiency and the output voltage ripple. The ripple current is typically allowed to be 30% of the maximum switch current limit, thus the inductance value can be calculated by:

$$L = \frac{V_{OUT}}{f_S \cdot \Delta I_L} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

where V_{IN} is the input voltage, V_{OUT} is the output voltage, f_S is the switching frequency, and $\triangle I_L$ is the peak-to-peak inductor ripple current.

External Boostrap Capacitor

A boostrap capacitor is required to supply voltage to the top switch driver. A 0.1uF low ESR ceramic capacitor is recommended to connected to the BST pin and SW pin.

External Bias Capacitor

A bias capacitor is required to provide compensation for the internal LDO. A 2.2uF low ESR ceramic capacitor is recommended to connect to the BIAS pin and GND.

PCB Layout Note

For minimum noise problem and best EMI performance, the PCB is preferred to following the guidelines and figure 1 as reference.

1. Place the input decoupling capacitor as close to JW5015B (VIN pin and PGND) as possible to eliminate noise at the input pin. The loop area formed by input capacitor and GND must be minimized.
2. Put the feedback trace as far away from the inductor and noisy power traces as possible.
3. To improve thermal conduction, put an array of vias right under the exposed pad. Use small vias (15mil barrel diameter) so that the holes can be filled during the plating process. Very large holes can cause 'solder-wicking' problems during the reflow soldering process. Use a via pitch (distance between the centers of two adjacent vias) of 40mil.



Figure 1. PCB Layout

Reference 1：

V_{IN} : 4.7V ~ 40 V

V_{OUT}: 3.3V

I_{OUT}: 0 ~ 2A



Reference 2：

V_{IN} : 5.1V ~ 40 V

V_{OUT}: 5V

I_{OUT} : 0 ~ 2A



PACKAGE OUTLINE

ESOP-8-225-1.27 **UNIT: mm**



IMPORTANT NOTICE

- Joulwatt Technology Inc. reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein.
- Any unauthorized redistribution or copy of this document for any purpose is strictly forbidden.
- Joulwatt Technology Inc. does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- When using this product, Joulwatt Technology Inc. has no responsibility for any direct or indirect loss caused by the use of the product or attached material.