

Parameters Subject to Change Without Notice

## FEATURES

- 4.6V to 20V operating input range  
3A output current
- Up to 94% efficiency
- High efficiency (>85%) at light load
- Adjustable Soft-Start
- Fixed 340kHz Switching frequency
- Input under voltage lockout
- Available in ESOP8 package
- Start-up current run-away protection
- Short circuit protection
- Thermal protection

## APPLICATIONS

- Distributed Power Systems
- Networking Systems
- FPGA, DSP, ASIC Power Supplies
- Green Electronics/ Appliances
- Notebook Computers

## DESCRIPTION

The JW5025 is a current mode monolithic buck switching regulator. Operating with an input range of 4.6V~20V, the JW5025 delivers 3A of continuous output current with two integrated N-Channel MOSFETs. The internal synchronous power switches provide high efficiency without the use of an external Schottky diode. At light loads, regulators operate in low frequency to maintain high efficiency and low output ripple. Current mode control provides tight load transient response and cycle-by-cycle current limit.


The JW5025 guarantees robustness with short-circuit protection, thermal protection, start-up current run-away protection, and input under voltage lockout.

The JW5025 is available in an 8-pin ESOP package, which provides a compact solution with minimal external components.


Company's Logo is Protected, "JW" and "JOULWATT" are Registered

Trademarks of JoulWatt technology Inc.

## TYPICAL APPLICATION




Efficiency vs Load Current




**ORDER INFORMATION**

LEAD FREE FINISH	TAPE AND REEL	PACKAGE	TOP MARKING	JUNCTION TEMPERATURE RANGE
JW5025ESOP#PBF	JW5025ESOP#TRPBF	eSOP8	JW5025	- 40°C to 150°C

JWXXXXPPPP#TRPBF



**PIN CONFIGURATION**



**ABSOLUTE MAXIMUM RATING<sup>1)</sup>**

VIN, EN, SW Pin	-0.3V to 22V
BST Pin	SW-0.3V to SW+5V
All other Pins	-0.3V to 6V
Junction Temperature <sup>2) 3)</sup>	150°C
Lead Temperature	260 °C
Storage Temperature	-65 °C to +150 °C

**RECOMMENDED OPERATING CONDITIONS**

Input Voltage VIN	4.6V to 20V
Output Voltage Vout	0.923V to 17V
Operating Junction Temperature	-40°C to 125°C

**THERMAL RESISTANCE<sup>4)</sup>**

$\theta_{JA}$      $\theta_{JC}$

ESOP8	50	10	°C /W
-------	----	----	-------

**Note :**

- 1) Exceeding these ratings may damage the device.
- 2) The JW5025 guarantees robust performance from -40°C to 150°C junction temperature. The junction temperature range specification is assured by design, characterization and correlation with statistical process controls.
- 3) The JW5025 includes thermal protection that is intended to protect the device in overload conditions. Thermal protection is active when junction temperature exceeds the maximum operating junction temperature. Continuous operation over the specified absolute maximum operating junction temperature may damage the device.
- 4) Measured on JESD51-7, 4-layer PCB.

**ELECTRICAL CHARACTERISTICS**


*V<sub>IN</sub> = 12V, T<sub>A</sub> = 25°C, unless otherwise stated.*

Item	Symbol	Condition	Min.	Typ.	Max.	Units
V <sub>IN</sub> Undervoltage Lockout Threshold	V <sub>IN_MIN</sub>	V <sub>IN</sub> falling		3.6		V
V <sub>IN</sub> Undervoltage Lockout Hysteresis	V <sub>IN_MIN_HYST</sub>	V <sub>IN</sub> rising		650		mV
Shutdown Supply Current	I <sub>SD</sub>	V <sub>EN</sub> =0V			1	μA
Supply Current	I <sub>Q</sub>	V <sub>EN</sub> =5V, V <sub>FB</sub> =2V		55		μA
Feedback Voltage	V <sub>FB</sub>	4.6V < V <sub>IN</sub> < 20V	0.917	0.923	0.929	V
Error Amplifier Transconductance	GEA			260		μA/V
Maximum COMP Sourcing Current	I <sub>COMP_MAX_OUT</sub>	V <sub>comp</sub> = 1V		27		uA
Maximum COMP Sinking Current	I <sub>COMP_MAX_IN</sub>	V <sub>comp</sub> = 3V		27		uA
Comp to Current Sense Transconductance	GCS			1.93		A/V
Top Switch Resistance	R <sub>DS(ON)T</sub>			185		mΩ
Bottom Switch Resistance	R <sub>DS(ON)B</sub>			100		mΩ
Top Switch Leakage Current	I <sub>LEAK_TOP</sub>	V <sub>IN</sub> =20V, V <sub>EN</sub> =0V, V <sub>SW</sub> =0V			0.5	uA
Bottom Switch Leakage Current	I <sub>LEAK_BOT</sub>	V <sub>IN</sub> = V <sub>SW</sub> =20V, V <sub>EN</sub> =0V			0.5	uA
Top Switch Current Limit	I <sub>LIM_TOP</sub>	Minimum Duty Cycle		4.4		A
Switch Frequency	f <sub>SW</sub>			340		kHz
Minimum On Time	T <sub>ON_MIN</sub>			120		ns
Minimum Off Time	T <sub>OFF_MIN</sub>	V <sub>FB</sub> =0V		120		ns
EN shut down threshold voltage	V <sub>EN_TH</sub>	V <sub>EN</sub> falling, FB=0V		80		V
EN shut down hysteresis	V <sub>EN_HYST</sub>	V <sub>EN</sub> rising, FB=0V		120		mV
Thermal Shutdown	T <sub>TSD</sub>			140		°C
Thermal Shutdown hysteresis	T <sub>TSD_HYST</sub>			15		°C

**PIN DESCRIPTION**

ESOP8 Pin	Name	Description
1	BST	Bootstrap pin for top switch. A 0.1uF or larger capacitor should be connected between this pin and SW pin to supply current to the top switch and top switch driver.
2	VIN	Input voltage pin. VIN supplies power to the IC. Connect a 4.6V to 20V supply to VIN and bypass VIN to GND with a suitably large capacitor to eliminate noise on the input to the IC.
3	SW	SW is the switching node that supplies power to the output. Connect the output LC filter from SW to the output load.
4	PGND	Power ground pin.
5	FB	Output feedback pin. FB senses the output voltage and is regulated by the control loop to 0.923V. Connect a resistive divider at FB.
6	COMP	Compensation pin. COMP is used to compensate the regulation control loop. Connect a series RC network from COMP to GND to compensate the regulation control loop.
7	EN	Drive EN pin high to turn on the regulator and low to turn off the regulator.
8	SS	Soft-start pin. SS controls the rate at which the output voltage rises. Connect a capacitor at SS pin to ground to set the soft-start period.

**BLOCK DIAGRAM**




**TYPICAL PERFORMANCE CHARACTERISTICS**

Vin = 12V, Vo = 3.3V, L = 10μH, Cout = 47μF, TA = +25°C, unless otherwise noted


**Steady State Test**

VIN=12V, Vout=3.3V  
Iout=3A, Iin=0.65A




**Startup through Enable**

VIN=12V, Vout=3.3V  
Iout=2.5A(Resistance load)




**Shutdown through Enable**

VIN=12V, Vout=3.3V  
Iout=2.5A(Resistance load)




**Heavy Load Operation**

3A LOAD




**Medium Load Operation**

1.5A LOAD




**Light Load Operation**


0.4A LOAD



**Short Circuit Protection**




**Short Circuit Recovery**



**Load Transient**

1.5A LOAD → 3A LOAD → 1.5A LOAD



## FUNCTIONAL DESCRIPTION

The JW5025 is a synchronous, current-mode, step-down regulator. It regulates input voltages from 4.6V to 20V down to an output voltage as low as 0.923V, and is capable of supplying up to 3A of load current.

### Current-Mode Control

The JW5025 utilizes current-mode control to regulate the output voltage. The output voltage is measured at the FB pin through a resistive voltage divider and the error is amplified by the internal transconductance error amplifier. COMP pin is output of the internal error amplifier and is compared to the switch current measured internally to control the output current limit.

### PFM Mode

The JW5025 operates in PFM mode at light load. In PFM mode, switch frequency is continuously controlled in proportion to the load current, i.e. switch frequency is decreased when load current drops to boost power efficiency at light load by reducing switch-loss, while switch frequency is increased when load current rises, minimizing both load current and output voltage ripples.

### Shut-Down Mode

The JW5025 operates in shut-down mode when voltage at EN pin is driven below 0.3V. In shut-down mode, the entire regulator is off and the supply current consumed by the JW5025 drops below 1 $\mu$ A.

### Power Switch

N-Channel MOSFET switches are integrated on the JW5025 to down convert the input voltage to the regulated output voltage. Since the top MOSFET needs a gate voltage great than the

input voltage, a boost capacitor connected between BST and SW pins is required to drive the gate of the top switch. The boost capacitor is charged by the internal 3.3V rail when SW is low.

### Vin Under-Voltage Protection

A resistive divider can be connected between Vin and ground, with the central tap connected to EN, so that when Vin drops to the pre-set value, EN drops below 1.2V to trigger input under voltage lockout protection.

### Output Current Run-Away Protection

At start-up, due to the high voltage at input and low voltage at output, current inertia of the output inductance can be easily built up, resulting in a large start-up output current. A valley current limit is designed in the JW5025 so that only when output current drops below the valley current limit can the bottom power switch be turned off. By such control mechanism, the output current at start-up is well controlled.

### Output Short Protection

When output is shorted to ground, output current rapidly reaches its peak current limit and the top power switch is turned off. Right after the top power switch is turned off, the bottom power switch is turned on and stay on until the output current falls below the valley current limit. When output current is below the valley current limit, the top power switch will be turned on again and if the output short is still present, the top power switch is turned off when the peak current limit is reached and the bottom power switch is turned on. This cycle goes on until the output short is removed and the regulator comes into normal operation again.

**Thermal Protection**

When the temperature of the JW5025 rises above 140°C, it is forced into thermal shut-down.

Only when core temperature drops below 125°C can the regulator becomes active again.

JoulWatt Confidential

**APPLICATION INFORMATION**

**Output Voltage Set**

The output voltage is determined by the resistor divider connected at the FB pin, and the voltage ratio is:

$$V_{FB} = V_{OUT} \cdot \frac{R_3}{R_2 + R_3}$$

where  $V_{FB}$  is the feedback voltage and  $V_{OUT}$  is the output voltage.

Thus the output voltage is:

$$V_{OUT} = V_{FB} \cdot \left( \frac{R_2 + R_3}{R_3} \right)$$

The resistors can be as high as 100kΩ, but the typical value is 10kΩ, as listed in the following table.

Vout(V)	R2(kΩ)	R3(kΩ)
2.5	10	17
3.3	10	26.1
5	11	48.4

**Input Capacitor**

The input capacitor is used to maintaining the DC input voltage and eliminating the switching frequency noise. The input capacitor can be electrolytic, tantalum or ceramic, but a small X5R or X7R dielectrics should be placed as close to the IC as possible when using ceramic capacitors.

The input voltage ripple can be estimated by:

$$\Delta V_{IN} = \frac{I_{LOAD}}{C_1 \cdot f_s} \cdot \frac{V_{OUT}}{V_{IN}} \cdot \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$

where  $C_1$  is the input capacitance value.

**Output Capacitor**

The output capacitor is required to maintain the DC output voltage. The output capacitor can be low ESR electrolytic, tantalum or ceramic. The low ESR capacitors are used for the low output

voltage ripple. The output voltage ripple can be estimated by:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_s \cdot L} \cdot \left( 1 - \frac{V_{OUT}}{V_{IN}} \right) \cdot \left( R_{ESR} + \frac{1}{8 \cdot f_s \cdot C_2} \right)$$

where  $C_2$  is the output capacitance value and  $R_{ESR}$  is the equivalent series resistance value of the output capacitor.

**Inductor**

The inductor is used to supply constant current to the output load, and the value determines the current ripple which affect the efficiency and the output voltage ripple. The current ripple is typically allowed to be 30% of the maximum switch current limit, thus the inductance value can be calculated by:

$$L = \frac{V_{OUT}}{f_s \cdot \Delta I_L} \cdot \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$

where  $V_{IN}$  is the input voltage,  $V_{OUT}$  is the output voltage,  $f_s$  is the switching frequency, and  $\Delta I_L$  is the peak-to-peak inductor ripple current.

**Compensation Design**

The JW5025 achieves the system stability and transient response through the COMP pin, which the COMP pin is the output of the internal transconductance error amplifier.

Compensation design is used to get a desired loop gain, and the system crossover frequency of the feedback loop is very important, which higher crossover frequencies may cause the system instability and lower crossover frequency result in slower line and load transient. The desired crossover frequency is determined



by the compensation resistor, and the R4 value can be calculated by:

$$R_4 = \frac{2 \cdot \pi \cdot C_2 \cdot f_c \cdot \frac{V_{OUT}}{V_{FB}}}{G_{EA} \cdot G_{CS}} < \frac{2 \cdot \pi \cdot C_2 \cdot 0.1 f_s \cdot \frac{V_{OUT}}{V_{FB}}}{G_{EA} \cdot G_{CS}}$$

where C2 is the output capacitance value, GEA is the error amplifier transconductance, Gcs is the current sense transconductance, and fc is the desired crossover frequency, which is typically below ten percents of the switching frequency.

Choose the compensation capacitor to achieve the desired phase margin, and the C4 is calculated by:

$$C_4 > \frac{4}{2 \cdot \pi \cdot R_4 \cdot f_c}$$

where R4 is the compensation resistor.

The compensation capacitors also affect the startup characteristics, and larger capacitors discharge rate is slower, which may cause the startup abnormal. The value of the compensation components are preferred to satisfy the following equation:

$$R_4 \cdot C_4 < 30\mu s$$

where R4 is the compensation resistor and C4 is the compensation capacitor.

The recommended parameters are provided in

the reference designs.

**External Bootstrap Capacitor**

A bootstrap capacitor is required to supply voltage to the top switch driver. A 0.1uF low ESR ceramic capacitor is recommended to connected to the BST pin and SW pin.

**External Soft-start Capacitor**

A soft-start capacitor is required to set the soft-start period, which controls the rate of the output voltage rise. Take the startup current and voltage rise rate into consideration, a 0.1uF ceramic capacitor is recommended.

**PCB Layout Note**

For minimum noise problem and best operating performance, the PCB is preferred to following the guidelines as reference.

1. Place the input decoupling capacitor as close to JW5025 (VIN pin and PGND) as possible to eliminate noise at the input pin. The loop area formed by input capacitor and GND must be minimized.
2. Put the feedback trace as far away from the inductor and noisy power traces as possible.
3. The ground plane on the PCB should be as large as possible for better heat dissipation.


**REFERENCE DESIGN**

**Reference 1:**

$V_{IN}$ : 4.6V ~ 20 V

$V_{OUT}$ : 5V

$I_{OUT}$ : 0~3A





**Reference 2:**

$V_{IN}$ : 4.6V ~ 20 V

$V_{OUT}$ : 3.3V

$I_{OUT}$ : 0~3A




**Reference 3:** $V_{IN}$ : 4.6V ~ 20 V $V_{OUT}$ : 2.5V $I_{OUT}$ : 0~3A


**PACKAGE OUTLINE**

ESOP-8-225-1.27


UNIT: mm




TOP VIEW




RECOMMENDED LAND PATTERN




FRONT VIEW



SIDE VIEW



BOTTOM VIEW



DETAIL "A"

**IMPORTANT NOTICE**

- Joulwatt Technology Inc. reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein.
- Any unauthorized redistribution or copy of this document for any purpose is strictly forbidden.
- Joulwatt Technology Inc. does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- When using this product, Joulwatt Technology Inc. has no responsibility for any direct or indirect loss caused by the use of the product or attached material.

JoulWatt Confidential

*Copyright © 2014 JW5025 Incorporated.*

*All rights are reserved by Joulwatt Technology Inc.*