


ORDER INFORMATION


DEVICE ¹⁾	PACKAGE	TOP MARKING ²⁾
JW5255DFN#TRPBF	DFN3x3-10	JW5255 YW□□□□□

Notes:



PIN CONFIGURATION

TOP VIEW



ABSOLUTE MAXIMUM RATING¹⁾

PVIN,SVIN,SS,FB,EN,PG Pin	-0.3V to 6V
SW Pin	-0.3V(-2.2V for 10ns) to 6V(6.4V for 10ns)
Junction Temperature. ²⁾	150°C
Lead Temperature	260°C
Storage Temperature	-65°C to +150°C

RECOMMENDED OPERATING CONDITIONS

Input Voltage VIN	2.5V to 5.5V
Output Voltage Vout	0.6V to VIN
Operating Junction Temperature	-40°C to 125°C

THERMAL PERFORMANCE³⁾

θ_{JA} θ_{Jc}

DFN3x3-10	60...8°C/W
-----------	------------

Note:

- 1) Exceeding these ratings may damage the device. These stress ratings do not imply function operation of the device at any other conditions beyond those indicated under RECOMMENDED OPERATING CONDITIONS.
- 2) The JW5255 includes thermal protection that is intended to protect the device in overload conditions. Continuous operation over the specified absolute maximum operating junction temperature may damage the device.
- 3) Measured on JESD51-7, 4-layer PCB.

ELECTRICAL CHARACTERISTICS

<i>V_{IN}=5V, T_A=25°C, unless otherwise stated.</i>						
Item	Symbol	Condition	Min.	Typ.	Max.	Units
V _{IN} Under Voltage Lockout Threshold	V _{IN_UVLO}	V _{IN} rising	2.3	2.4	2.5	V
V _{IN} Under Voltage Lockout Hysteresis ⁴⁾	V _{IN_UVLO_HYST}	V _{IN} falling		200		mV
Shutdown Current	I _{SHDN}	V _{IN} =5.5V, V _{EN} 0V		0.1	1	μA
Quiescent Current	I _Q	V _{EN} =5V, I _{OUT} =0A, V _{FB} =0.7V		60	90	μA
Regulated Feedback Voltage	V _{FB}	2.5V<V _{IN} <5.5V	0.591	0.6	0.609	V
PFET On Resistance ⁴⁾	R _{DSON_P}	V _{IN} =3.6V, I _{SW} =200mA		40		mΩ
NFET On Resistance ⁴⁾	R _{DSON_N}	V _{IN} =3.6V, I _{SW} =-200mA		30		mΩ
PFET Leakage Current	I _{LEAK_P}	V _{IN} =5.5V, V _{EN} =0V, V _{SW} =0V			1	uA
NFET Leakage Current	I _{LEAK_N}	V _{IN} =5.5V, V _{EN} =0V, V _{SW} =5.5V			1	uA
PFET Current Limit ⁴⁾	I _{LIM_TOP}			9		A
NFET Current Limit ⁴⁾	I _{LIM_BOT}			6		A
Switch Frequency	F _{SW}	I _{OUT} =2A		1.0		MHz
Minimum On Time ⁴⁾	T _{ON_MIN}			60		ns
Maximum Duty Cycle ⁴⁾	D _{MAX}				100	%
EN Rising threshold voltage	V _{EN_H}	V _{EN} rising, FB=0.3V		1.2	1.35	V
EN Falling threshold voltage	V _{EN_L}	V _{EN} falling, FB=0.3V	0.9	1		V
POK High Threshold	V _{POKH}	V _{FB} rising	655	675	695	mV
POK Low Threshold	V _{POKL}	V _{FB} falling	500	525	550	mV
Soft-start Time ⁴⁾	t _{ss}	C _{ss} =100nF		6		ms
		Without C _{ss}		1		ms
Thermal Shutdown Threshold ⁴⁾	T _{SHDN}			150		°C
Thermal Shutdown Hysteresis ⁴⁾	T _{HYST}			20		°C


Note:

4) Guaranteed by design

PIN DESCRIPTION

Pin DFN3×3-10	Name	Description
1,2,3	SW	SW is the switching node that supplies power to the output, and the three pins must be connected together, Connect the output LC filter from SW to the output load.
4	PG	Open drain output. Connect a 10KΩ resistor from POK to input. POK is high when V_{FB} is within +/-12.5% of V_{REF} .
5	EN	Drive EN pin high to turn on the regulator and low to turn off the regulator.
6	FB	Output feedback pin. FB senses the output voltage and is regulated by the control loop to 0.6V. Connect a resistive divider at FB.
7	SS	Soft start programming pin. Connect a capacitor from this pin to ground to program the soft start time.
8	SVIN	Signal power input pin. Decouple this pin to GND pin with at least 1uF ceramic capacitor.
9,10	PVIN	Power input pin. VIN supplies power to the IC. Connect a 2.5V to 5.5V supply to VIN and bypass VIN to GND with a suitably large capacitor to eliminate noise on the input to the IC.
11	GND	Ground pin.


BLOCK DIAGRAM




TYPICAL PERFORMANCE CHARACTERISTICS

$V_{in} = 5V$, $V_{out} = 1.8V$, $L = 0.47\mu H$, $C_{out} = 2 \times 47\mu F$, $T_A = +25^\circ C$, unless otherwise noted


Steady State Test
5A LOAD




Startup through Enable
5A LOAD




Shutdown through Enable
5A LOAD




Heavy Load Operation
5A LOAD




Medium Load Operation
2.5A LOAD




Light Load Operation
0A LOAD



Short Circuit Protection
 $I_{out} = 5A \rightarrow$ Short




Short Circuit Recovery
 $I_{out} =$ Short \rightarrow 5A



Load Transient

$C_{ff} = 220pF$
0.5A LOAD \rightarrow 5A LOAD \rightarrow 0.5A LOAD



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Vin=5V, Vout=1.2V/1.8V/3.3V, L=0.47uH, Cout=2*47uF, TA = +25°C, unless otherwise noted




Figure 1. Efficiency vs Load Current




Figure 2. Output Voltage Regulation vs Load Current

FUNCTIONAL DESCRIPTION

The JW5255 is a constant on-time control, synchronous, step-down regulator. It regulates input voltages from 2.5V~5.5V down to an output voltage as low as 0.6V, and is capable of supplying up to 5A of load current.

Constant On-time Control

The JW5255 utilizes constant on-time control to regulate the output voltage. The output voltage is measured at the FB pin through a resistive voltage divider and the error is amplified by the internal transconductance error amplifier.

Output of the internal error amplifier is compared with the switch current measured internally to control the output current limit.

PFM Mode

The JW5255 operates in PFM mode at light load. In PFM mode, switch frequency is continuously controlled in proportion to the load current, i.e. switch frequency decreases when load current drops to boost power efficiency at light load by reducing switch-loss, while switch frequency increases when load current rises, minimizing output voltage ripples.

Shut-Down Mode

The JW5255 operates in shut-down mode when voltage at EN pin is driven below 0.4V. In shut-down mode, the entire regulator is off and the supply current consumed by the JW5255 drops below 1 μ A.

Power Switches

P-channel and N-channel MOSFET switches are integrated on the JW5255 to down convert the input voltage to the regulated output voltage.

Short Circuit Protection

When output is shorted to ground, the switching frequency is reduced to prevent the inductor current from increasing beyond PFET current limit. If short circuit condition holds for more than 1024 cycles, both PFET and NFET are forced off and can be enabled again after 8mS. This procedure is repeated as long as short circuit condition is not removed.

FB Short Circuit Protection

When FB is shorted to ground and holds for more 16 cycles, NFET will be turned off after inductor current drops to zero, and then both PFET and NFET are latched off. When short circuit condition is removed, it can be recovery.

Thermal Protection

When the temperature of the JW5255 rises above 150°C, it is forced into thermal shut-down. Only when core temperature drops below 130°C can the regulator becomes active again.

APPLICATION INFORMATION

Output Voltage Set

The output voltage is determined by the resistor divider connected at the FB pin, and the voltage ratio is:

$$V_{FB} = V_{OUT} \cdot \frac{R_4}{R_4 + R_3}$$

where V_{FB} is the feedback voltage and V_{OUT} is the output voltage.

Choose R_4 around 10kΩ, and then R_3 can be calculated by:

$$R_3 = R_4 \left(\frac{V_{OUT}}{0.6V} - 1 \right)$$

Too large resistance and the following table lists the recommended values.

Input Capacitor

The input capacitor is used to supply the AC input current to the step-down converter and maintaining the DC input voltage. The ripple current through the input capacitor can be calculated by:

$$I_{C1} = I_{LOAD} \cdot \sqrt{\frac{V_{OUT}}{V_{IN}} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}} \right)}$$

where I_{LOAD} is the load current, V_{OUT} is the output voltage, V_{IN} is the input voltage.

Thus the input capacitor can be calculated by the following equation when the input ripple voltage is determined.

$$C_1 = \frac{I_{LOAD}}{f_s \cdot \Delta V_{IN}} \cdot \frac{V_{OUT}}{V_{IN}} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$

where C_1 is the input capacitance value, f_s is the switching frequency, ΔV_{IN} is the input ripple

voltage.

The input capacitor can be electrolytic, tantalum or ceramic. To minimizing the potential noise, a small X5R or X7R ceramic capacitor, i.e. 0.1uF, should be placed as close to the IC as possible when using electrolytic capacitors.

A 2*22uF ceramic capacitor is recommended in typical application.

Output Capacitor

The output capacitor is required to maintain the DC output voltage, and the capacitance value determines the output ripple voltage. The output voltage ripple can be calculated by:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_s \cdot L} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}} \right) \cdot \left(R_{ESR} + \frac{1}{8 \cdot f_s \cdot C_2} \right)$$

where C_2 is the output capacitance value and R_{ESR} is the equivalent series resistance value of the output capacitor.

The output capacitor can be low ESR electrolytic, tantalum or ceramic, which lower ESR capacitors get lower output ripple voltage.

The output capacitors also affect the system stability and transient response, and a 47uF~2*47uF ceramic capacitor is recommended in typical application.

Inductor


The inductor is used to supply constant current to the output load, and the value determines the ripple current which affect the efficiency and the output voltage ripple. The ripple current is typically allowed to be 40% of the maximum switch current limit, thus the inductance value can be calculated by:

$$L = \frac{V_{OUT}}{f_s \cdot \Delta I_L} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

where V_{IN} is the input voltage, V_{OUT} is the output voltage, f_s is the switching frequency, and ΔI_L is the peak-to-peak inductor ripple current.

Snubber Circuit

In order to minimize the SW negative spike voltage, a resistor in series with a capacitor circuit is recommended between SW pin and GND pin. Choose R_5 around 4.7Ω and C_5 around $2.2nF$.



PCB Layout Note

For minimum noise problem and best operating performance, the PCB is preferred to following

the guidelines as reference.

1. Place the input decoupling capacitor as close to JW5255 (V_{IN} pin and PGND) as possible to eliminate noise at the input pin. The loop area formed by input capacitor and GND must be minimized.
2. Put a $0.1\mu F$ input ceramic capacitor as close to the IC as possible to eliminate the interference from the input source.
3. Put the feedback trace as far away from the inductor and noisy power traces as possible.
4. The ground plane on the PCB should be as large as possible for better heat dissipation.





Figure1. PCB Layout Recommendation

External Components Suggestions:

Vout(V)	R4(kΩ)	R3(kΩ)	Inductor L(uH)	Cout(uF)
1	15	10	0.47~0.68	2*47
1.2	20	20	0.47~0.68	2*47
1.8	10	20	0.47~1	47~2*47
2.5	11	34.8	0.47~1	47~2*47
3.3	11	49.9	0.47~1	47~2*47



JoulWatt Confidential


REFERENCE DESIGN

Reference 1:

V_{IN} : 2.5V ~ 5.5 V

V_{OUT} : 1.8V

I_{OUT} : 0~5A




Reference 2:


V_{IN} : 4.2V ~ 5.5V

V_{OUT} : 3.3V

I_{OUT} : 0~5A



PACKAGE OUTLINE



IMPORTANT NOTICE

- Joulwatt Technology Inc. reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein.
- Any unauthorized redistribution or copy of this document for any purpose is strictly forbidden.
- Joulwatt Technology Inc. does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

JoulWatt Confidential

Copyright © 2018 JW5255 Incorporated.

All rights are reserved by Joulwatt Technology Inc.