Document Title

4Mx16 bit Page Mode Uni-Transistor Random Access Memory

Revision History

Revisio	n No. <u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	Initial Draft - Design Target	November 3, 2004	Preliminary
1.0	Finalize	April 06, 2005	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



4M x 16 bit Page Mode Uni-Transistor CMOS RAM

FEATURES

• Process Technology: CMOS • Organization: 4M x16 bit • Power Supply Voltage: 1.7~2.0V

• Three State Outputs

• Compatible with Low Power SRAM

• Support 4 page read mode

• Package Type: TBD


GENERAL DESCRIPTION

The K1S6416BCC is fabricated by SAMSUNG's advanced CMOS technology using one transistor memory cell. The device supports 4 page read operation and Industrial temperature range. The device supports dual chip selection for user interface. The device also supports internal Temperature Compensated Self Refresh mode for the standby power saving at room temperature range.


PRODUCT FAMILY

			0	Power Di	ssipation	
Product Family	Operating Temp.	Vcc Range	Speed (trc)	Standby (Isв1, Max.)	Operating (Icc2, Max.)	PKG Type
K1S6416BCC-I	Industrial(-40~85°C)	1.7~2.0V	70ns	120μA(< 40°C) 180μA(< 85°C)	40mA	TBD

PIN DESCRIPTION



FUNCTIONAL BLOCK DIAGRAM



Name	Function	Name	Function
CS1,CS2	Chip Select Inputs	Vcc/VccQ ²⁾	Power Supply(core / I/O)
ŌĒ	Output Enable Input	Vss	Ground
WE	Write Enable Input	UB	Upper Byte(I/O9~16)
A0~A21	Address Inputs	LB	Lower Byte(I/O1~8)
I/O1~I/O16	Data Inputs/Outputs	NC	No Connection ¹⁾

¹⁾ Reserved for future use

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.




²⁾ Vcc and Vcco should be the same level

POWER UP SEQUENCE

- 1. Apply power.
- 2. Maintain stable power(Vcc min. and Vccq min.=1.7V) for a minimum 200µs with $\overline{\text{CS}}$ 1=high.or CS2=low.


TIMING WAVEFORM OF POWER UP(1) (CS1 controlled)



POWER UP(1)

1. After Vcc reaches Vcc(Min.) and Vcco(Min.), wait 200μs with $\overline{CS}1$ high. Then the device gets into the normal operation.

TIMING WAVEFORM OF POWER UP(2) (CS2 controlled)



POWER UP(2)

1. After Vcc reaches Vcc(Min.) and Vcco(Min.), wait 200µs with CS2 low. Then the device gets into the normal operation.



FUNCTIONAL DESCRIPTION

CS ₁	CS2	OE	WE	LB	UB	I/O1~8	I/O _{9~16}	Mode	Power
Н	X ¹⁾	High-Z	High-Z	Deselected	Standby				
X ¹⁾	L	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	Н	Н	High-Z	High-Z	Deselected	Standby
L	Н	Н	Н	L	X ¹⁾	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	X ¹⁾	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	L	Н	Dout	High-Z	Lower Byte Read	Active
L	Н	L	Н	Н	L	High-Z	Dout	Upper Byte Read	Active
L	Н	L	Н	L	L	Dout	Dout	Word Read	Active
L	Н	X ¹⁾	L	L	Н	Din	High-Z	Lower Byte Write	Active
L	Н	X ¹⁾	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	Н	X ¹⁾	L	L	L	Din	Din	Word Write	Active

^{1.} X means don't care.(Must be low or high state)

ABSOLUTE MAXIMUM RATINGS¹⁾

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-0.2 to Vccq+0.3V	V
Voltage on Vcc supply relative to Vss	Vcc	-0.2 to 2.5V	V
Power Dissipation	Po	1.0	W
Storage temperature	Tstg	-65 to 150	°C
Operating Temperature	TA	-40 to 85	°C

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to be used under recommended operating condition. Exposure to absolute maximum rating conditions longer than 1 second may affect reliability



PRODUCT LIST

Industrial Temperatu	re Product(-40~85°C)
Part Name	Function
K1S6416BCC	70ns, 1.85V

RECOMMENDED DC OPERATING CONDITIONS(1)

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	1.7	1.85	2.0	V
Ground	Vss	0	0	0	V
Input high voltage	ViH	0.8 x Vccq	-	Vccq+0.22)	٧
Input low voltage	VIL	-0.23)	-	0.4	V

^{1.} Ta=-40 to 85°C, otherwise specified.

CAPACITANCE¹⁾(f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	Vio=0V	-	10	pF

^{1.} Capacitance is sampled, not 100% tested.

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions		Min	Тур	Max	Unit
Input leakage current	ILI	Vin=Vss to Vccq		-1	-	1	μΑ
Output leakage current	ILO	$\overline{\text{CS}}$ 1=VIH or CS2=VIL or $\overline{\text{OE}}$ =VIH or $\overline{\text{WE}}$ =VIL or $\overline{\text{LB}}$ = $\overline{\text{UB}}$ =VIH, VIO=VSS to VCCQ		-1	-	1	μА
Average operating current	ICC2	Cycle time=tRC+3tPC, Iio=0mA, 100% duty, \overline{CS} 1=ViL, CS2=ViH, \overline{LB} =ViL or/and \overline{UB} =ViL, ViN=ViH or ViL		-	-	40	mA
Output low voltage	Vol	IoL=0.1mA		-	-	0.2	V
Output high voltage	Voн	IOH=-0.1mA		1.4	-	-	V
		Other inputs=0~Vccq 1) CS1≥Vccq-0.2V, CS2≥Vccq-0.2V(CS1	< 40°C	-	-	120	μА
Standby Current(CMOS)	ISB1 ¹⁾	controlled) or 2) 0V ≤ CS2 ≤ 0.2V(CS2 controlled)	< 85°C	-	-	180	μА

^{1.} Standby mode is supposed to be set up after at least one active operation.after power up.

ISB1 is measured after 60ms from the time when standby mode is set up.



Overshoot: Vcco+1.0V in case of pulse width ≤20ns.
 Undershoot: -1.0V in case of pulse width ≤20ns.
 Overshoot and undershoot are sampled, not 100% tested.

AC OPERATING CONDITIONS


TEST CONDITIONS(Test Load and Test Input/Output Reference)

Input pulse level: 0.2 to Vccq-0.2V Input rising and falling time: 3ns

Input and output reference voltage: 0.5 x Vccq

Output load (See right): CL=30pF

AC CHARACTERISTICS (Vcc=Vccq=1.7~2.0V, TA=-40 to 85°C)




			Speed	d Bins		
	Parameter List	Symbol	70	ns	Units	
			Min Max			
Common	CS High Pulse Width	tcshp	10	-	ns	
	Address Access Time	taa	-	70	ns	
Read	Chip Select to Output	tco	-	70	ns	
	Output Enable to Valid Output	toe	-	35	ns	
	UB, LB Access Time	tBA	-	70	ns	
	Chip Select to Low-Z Output	tLZ	10	-	ns	
	UB, LB Enable to Low-Z Output	tBLZ	10	-	ns	
	Output Enable to Low-Z Output	toLZ	5	-	ns	
	Chip Disable to High-Z Output	tHZ	0	25	ns	
	UB, LB Disable to High-Z Output	tBHZ	0	25	ns	
	Output Disable to High-Z Output	tonz	0	25	ns	
	Output Hold from Address Change	tон	3	-	ns	
	Page Cycle	tpc	25	-	ns	
	Page Access Time	tPA	-	20	ns	
	Write Cycle Time	twc	70	-	ns	
	Chip Select to End of Write	tcw	60	-	ns	
	Address Set-up Time	tas	0	-	ns	
	Address Valid to End of Write	taw	60	-	ns	
	UB, LB Valid to End of Write	tвw	60	-	ns	
Nrita	Write Pulse Width	twp	55 ¹⁾	-	ns	
Write	WE High Pulse Width	twhp	5	-	ns	
	Write Recovery Time	twr	0	-	ns	
	Write to Output High-Z	twnz	0	25	ns	
	Data to Write Time Overlap	tow	30	-	ns	
	Data Hold from Write Time	tрн	0	-	ns	
	End Write to Output Low-Z	tow	5	-	ns	

^{1.} twp(min)=70ns for continuous write operation over 50 times.




TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE(1)(Address Controlled, $\overline{CS}1=\overline{OE}=VIL$, $CS2=\overline{WE}=VIH$, \overline{UB} or/and $\overline{LB}=VIL$)



TIMING WAVEFORM OF READ CYCLE(2)(WE=VIH)



TIMING WAVEFORM OF PAGE CYCLE(READ ONLY)




(READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.
- 3. tOE(max) is met only when \overline{OE} becomes enabled after tAA(max).
- 4. If invalid address signals shorter than min. tRC are continuously repeated for over 4us, the device needs a normal read timing(tRC) or needs to sustain standby state for min. tRC at least once in every 4us.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)






TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)



TIMING WAVEFORM OF WRITE CYCLE(4) (UB, LB Controlled)



NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap(twp) of low $\overline{\text{CS}}$ 1 and low $\overline{\text{WE}}$. A write begins when $\overline{\text{CS}}$ 1 goes low and $\overline{\text{WE}}$ goes low with asserting UB or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when $\overline{\text{CS}}_1$ goes high and $\overline{\text{WE}}$ goes high. The twp is measured from the beginning of write to the end of write.
- 2. tow is measured from the CS1 going low to the end of write.

 3. tas is measured from the dadress valid to the beginning of write.
- 4. twn is measured from the end of write to the address change, twn is applied in case a write ends with $\overline{\text{CS}}$ 1 or $\overline{\text{WE}}$ going high.



PACKAGE DIMENSION

TBD

