

## 8M x 16Bit x 4 Banks Mobile-SDRAM

### FEATURES

- 1.8V power supply.
- LVCMOS compatible with multiplexed address.
- Four banks operation.
- MRS cycle with address key programs.
  - CAS latency (1, 2 & 3).
  - Burst length (1, 2, 4, 8 & Full page).
  - Burst type (Sequential & Interleave).
- EMRS cycle with address key programs.
- All inputs are sampled at the positive going edge of the system clock.
- Burst read single-bit write operation.
- Special Function Support.
  - PASR (Partial Array Self Refresh).
  - Internal TCSR (Temperature Compensated Self Refresh)
  - DS (Driver Strength)
- DQM for masking.
- Auto refresh.
- 64ms refresh period (8K cycle).
- Commercial Temperature Operation (-25°C ~ 70°C).
- 1 /CS Support.
- 2Chips DDP 54Balls FBGA( -YXXX -Pb, -PXXX -Pb Free).

### GENERAL DESCRIPTION

The K4S51163PF is 536,870,912 bits synchronous high data rate Dynamic RAM organized as 4 x 8,388,608 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock and I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth and high performance memory system applications.

### ORDERING INFORMATION

Part No.	Max Freq.	Interface	Package
K4S51163PF-Y(P)F75	133MHz(CL=3),83MHz(CL=2)	LVCMOS	54 FBGA Pb (Pb Free)
K4S51163PF-Y(P)F90	111MHz(CL=3),83MHz(CL=2)		
K4S51163PF-Y(P)F1L	111MHz(CL=3)*1,66MHz(CL=2)		

- F : Low Power, Commercial Temperature(-25°C ~ 70°C)


#### Notes :

1. In case of 40MHz Frequency, CL1 can be supported.
2. Samsung are not designed or manufactured for use in a device or system that is used under circumstance in which human life is potentially at stake. Please contact to the memory marketing team in samsung electronics when considering the use of a product contained herein for any specific purpose, such as medical, aerospace, nuclear, military, vehicular or undersea repeater use.

### Address configuration


Organization	Bank	Row	Column Address
32M x16	BA0,BA1	A0 - A12	A0 - A9

FUNCTIONAL BLOCK DIAGRAM



Package Dimension and Pin Configuration


< Bottom View \*1 >



< Top View \*2 >

54Ball(6x9) FBGA						
	1	2	3	7	8	9
A	VSS	DQ15	VSSQ	VDDQ	DQ0	VDD
B	DQ14	DQ13	VDDQ	VSSQ	DQ2	DQ1
C	DQ12	DQ11	VSSQ	VDDQ	DQ4	DQ3
D	DQ10	DQ9	VDDQ	VSSQ	DQ6	DQ5
E	DQ8	NC	VSS	VDD	LDQM	DQ7
F	UDQM	CLK	CKE	$\overline{\text{CAS}}$	$\overline{\text{RAS}}$	$\overline{\text{WE}}$
G	A12	A11	A9	BA0	BA1	$\overline{\text{CS}}$
H	A8	A7	A6	A0	A1	A10
J	VSS	A5	A4	A3	A2	VDD

\*2: Top View




\*1: Bottom View

< Top View \*2 >

Pin Name	Pin Function
CLK	System Clock
$\overline{\text{CS}}$	Chip Select
CKE	Clock Enable
A0 ~ A12	Address
BA0 ~ BA1	Bank Select Address
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{WE}}$	Write Enable
L(U)DQM	Data Input/Output Mask
DQ0 ~ 15	Data Input/Output
VDD/VSS	Power Supply/Ground
VDDQ/VSSQ	Data Output Power/Ground

#A1 Ball Origin Indicator



[Unit:mm]

Symbol	Min	Typ	Max
A	1.00	1.10	1.20
A1	0.27	0.32	0.37
E	-	11.5	-
E1	-	6.40	-
D	-	10.0	-
D1	-	6.40	-
e	-	0.80	-
b	0.45	0.50	0.55
z	-	-	0.10

**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to $V_{SS}$	$V_{IN}, V_{OUT}$	-1.0 ~ 2.6	V
Voltage on $V_{DD}$ supply relative to $V_{SS}$	$V_{DD}, V_{DDQ}$	-1.0 ~ 2.6	V
Storage temperature	$T_{STG}$	-55 ~ +150	°C
Power dissipation	$P_D$	1.0	W
Short circuit current	$I_{OS}$	50	mA

**NOTES:**

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.  
 Functional operation should be restricted to recommended operating condition.  
 Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

**DC OPERATING CONDITIONS**

Recommended operating conditions (Voltage referenced to  $V_{SS} = 0V$ ,  $T_A = -25$  to  $70^\circ\text{C}$  for Commercial)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	$V_{DD}$	1.7	1.8	1.95	V	
	$V_{DDQ}$	1.7	1.8	1.95	V	
Input logic high voltage	$V_{IH}$	$0.8 \times V_{DDQ}$	1.8	$V_{DDQ} + 0.3$	V	1
Input logic low voltage	$V_{IL}$	-0.3	0	0.3	V	2
Output logic high voltage	$V_{OH}$	$V_{DDQ} - 0.2$	-	-	V	$I_{OH} = -0.1\text{mA}$
Output logic low voltage	$V_{OL}$	-	-	0.2	V	$I_{OL} = 0.1\text{mA}$
Input leakage current	$I_{LI}$	-2	-	2	$\mu\text{A}$	3

**NOTES :**

- $V_{IH}$  (max) = 2.2V AC. The overshoot voltage duration is  $\leq 3\text{ns}$ .
- $V_{IL}$  (min) = -1.0V AC. The undershoot voltage duration is  $\leq 3\text{ns}$ .
- Any input  $0V \leq V_{IN} \leq V_{DDQ}$ .  
Input leakage currents include Hi-Z output leakage for all bi-directional buffers with tri-state outputs.
- Dout is disabled,  $0V \leq V_{OUT} \leq V_{DDQ}$ .

**CAPACITANCE** ( $V_{DD} = 1.8V$ ,  $T_A = 23^\circ\text{C}$ ,  $f = 1\text{MHz}$ ,  $V_{REF} = 0.9V \pm 50\text{mV}$ )

Pin	Symbol	Min	Max	Unit	Note
Clock	$C_{CLK}$	3.0	6.0	pF	
$\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ , $\overline{CS}$ , $\overline{CKE}$	$C_{IN}$	3.0	6.0	pF	
DQM	$C_{IN}$	1.5	3.0	pF	
Address	$C_{ADD}$	3.0	6.0	pF	
$DQ_0 \sim DQ_{15}$	$C_{OUT}$	3.0	5.0	pF	

**DC CHARACTERISTICS**

Recommended operating conditions (Voltage referenced to V<sub>SS</sub> = 0V, T<sub>A</sub> = -25 to 70°C for Commercial)


Parameter	Symbol	Test Condition	Version			Unit	Note
			-75	-90	-1L		
Operating Current (One Bank Active)	I <sub>CC1</sub>	Burst length = 1 t <sub>RC</sub> ≥ t <sub>RC</sub> (min) I <sub>O</sub> = 0 mA	100	90	80	mA	1
Precharge Standby Current in power-down mode	I <sub>CC2P</sub>	CKE ≤ V <sub>IL</sub> (max), t <sub>CC</sub> = 10ns	0.6			mA	
	I <sub>CC2PS</sub>	CKE & CLK ≤ V <sub>IL</sub> (max), t <sub>CC</sub> = ∞	0.6				
Precharge Standby Current in non power-down mode	I <sub>CC2N</sub>	CKE ≥ V <sub>IH</sub> (min), $\overline{CS}$ ≥ V <sub>IH</sub> (min), t <sub>CC</sub> = 10ns Input signals are changed one time during 20ns	20			mA	
	I <sub>CC2NS</sub>	CKE ≥ V <sub>IH</sub> (min), CLK ≤ V <sub>IL</sub> (max), t <sub>CC</sub> = ∞ Input signals are stable	2				
Active Standby Current in power-down mode	I <sub>CC3P</sub>	CKE ≤ V <sub>IL</sub> (max), t <sub>CC</sub> = 10ns	10			mA	
	I <sub>CC3PS</sub>	CKE & CLK ≤ V <sub>IL</sub> (max), t <sub>CC</sub> = ∞	2				
Active Standby Current in non power-down mode (One Bank Active)	I <sub>CC3N</sub>	CKE ≥ V <sub>IH</sub> (min), $\overline{CS}$ ≥ V <sub>IH</sub> (min), t <sub>CC</sub> = 10ns Input signals are changed one time during 20ns	40			mA	
	I <sub>CC3NS</sub>	CKE ≥ V <sub>IH</sub> (min), CLK ≤ V <sub>IL</sub> (max), t <sub>CC</sub> = ∞ Input signals are stable	10				
Operating Current (Burst Mode)	I <sub>CC4</sub>	I <sub>O</sub> = 0 mA Page burst 4Banks Activated t <sub>CCD</sub> = 2CLKs	150	120	120	mA	1
Refresh Current	I <sub>CC5</sub>	t <sub>ARFC</sub> ≥ t <sub>ARFC</sub> (min)	170	170	170	mA	
Self Refresh Current	I <sub>CC6</sub>	CKE ≤ 0.2V	<b>TCSR Range</b>	<b>Max 40</b>	<b>Max 70</b>	°C	
			Full Array	400	900		
			1/2 of Full Array	320	600		
			1/4 of Full Array	280	500		

**NOTES:**


1. Measured with outputs open.
2. Unless otherwise noted, input swing level is CMOS(V<sub>IH</sub> /V<sub>IL</sub>=V<sub>DDQ</sub>/V<sub>SSQ</sub>).

**AC OPERATING TEST CONDITIONS** ( $V_{DD} = 1.7V \sim 1.95V$ ,  $T_A = -25$  to  $70^\circ C$  for Commercial)

Parameter	Value	Unit
AC input levels ( $V_{ih}/V_{il}$ )	$0.9 \times V_{DDQ} / 0.2$	V
Input timing measurement reference level	$0.5 \times V_{DDQ}$	V
Input rise and fall time	$tr/tf = 1/1$	ns
Output timing measurement reference level	$0.5 \times V_{DDQ}$	V
Output load condition	See Figure 2	



**Figure 1. DC Output Load Circuit**



**Figure 2. AC Output Load Circuit**

**OPERATING AC PARAMETER**

(AC operating conditions unless otherwise noted)

Parameter	Symbol	Version			Unit	Note
		-75	-90	-1L		
Row active to row active delay	tRRD(min)	15	18	18	ns	1
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay	tRCD(min)	22.5	24	27	ns	1
Row precharge time	tRP(min)	22.5	24	27	ns	1
Row active time	tRAS(min)	50	50	50	ns	1
	tRAS(max)	100			us	
Row cycle time	tRC(min)	72.5	74	77	ns	1
Last data in to row precharge	tRDL(min)	15			ns	2
Last data in to Active delay	tDAL(min)	tRDL + tRP			-	
Last data in to new col. address delay	tCDL(min)	1			CLK	2
Last data in to burst stop	tBDL(min)	1			CLK	2
Auto refresh cycle time	tARFC(min)	80			ns	
Exit self refresh to active command	tSRFX(min)	120			ns	
Col. address to col. address delay	tCCD(min)	1			CLK	3
Number of valid output data	CAS latency=3	2			ea	4
Number of valid output data	CAS latency=2	1				
Number of valid output data	CAS latency=1	-	0			

**NOTES:**

1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.

**AC CHARACTERISTICS**(AC operating conditions unless otherwise noted)

Parameter		Symbol	-75		-90		-1L		Unit	Note
			Min	Max	Min	Max	Min	Max		
CLK cycle time	CAS latency=3	tcc	7.5	1000	9	1000	9	1000	ns	1
	CAS latency=2	tcc	12		12		15			
	CAS latency=1	tcc	-		-		25			
CLK to valid output delay	CAS latency=3	tsac		6		7		7	ns	1,2
	CAS latency=2	tsac		9		9		10		
	CAS latency=1	tsac		-		-		20		
Output data hold time	CAS latency=3	toH	2.0		2.0		2.0		ns	2
	CAS latency=2	toH	2.0		2.0		2.0			
	CAS latency=1	toH	-		-		2.0			
CLK high pulse width		tCH	2.5		3.0		3.0		ns	3
CLK low pulse width		tCL	2.5		3.0		3.0		ns	3
Input setup time		tSS	2.0		2.0		2.0		ns	3
Input hold time		tSH	1		1		1.5		ns	3
CLK to output in Low-Z		tSLZ	1		1		1		ns	2
CLK to output in Hi-Z	CAS latency=3	tSHZ		6		7		7	ns	
	CAS latency=2			9		9		10		
	CAS latency=1			-		-		20		

**NOTES :**

- Parameters depend on programmed CAS latency.
- If clock rising time is longer than 1ns,  $(tr/2-0.5)ns$  should be added to the parameter.
- Assumed input rise and fall time  $(tr \& \text{tf}) = 1ns$ .  
If  $tr \& \text{tf}$  is longer than 1ns, transient time compensation should be considered,  
i.e.,  $[(tr + \text{tf})/2-1]ns$  should be added to the parameter.



SIMPLIFIED TRUTH TABLE

COMMAND		CKEn-1	CKEn	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	DQM	BA0,1	A10/AP	A12,A11, A9 ~ A0	Note
Register	Mode Register Set	H	X	L	L	L	L	X	OP CODE			1, 2
Refresh	Auto Refresh	H	H	L	L	L	H	X	X			3
	Entry		L	L	L	H	X	X			3	
	Self Refresh	L	H	L	H	H	H	X	X			3
				H	X	X	X		X			3
Bank Active & Row Addr.		H	X	L	L	H	H	X	V	Row Address		
Read & Column Address	Auto Precharge Disable	H	X	L	H	L	H	X	V	L	Column Address (A0~A9)	4
	Auto Precharge Enable									H		4, 5
Write & Column Address	Auto Precharge Disable	H	X	L	H	L	L	X	V	L	Column Address (A0~A9)	4
	Auto Precharge Enable									H		4, 5
Burst Stop		H	X	L	H	H	L	X	X			6
Precharge	Bank Selection	H	X	L	L	H	L	X	V	L	X	
	All Banks								X	H		
Clock Suspend or Active Power Down	Entry	H	L	H	X	X	X	X	X			
				L	V	V	V		X			
Precharge Power Down Mode	Entry	H	L	H	X	X	X	X	X			
				L	H	H	H		X			
	Exit	L	H	H	X	X	X	X	X			
				L	V	V	V		X			
DQM		H	X					V	X		7	
No Operation Command		H	X	H	X	X	X	X	X			
				L	H	H	H		X			

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

NOTES :

- OP Code : Operand Code  
A0 ~ A12 & BA0 ~ BA1 : Program keys. (@MRS)
- MRS can be issued only at all banks precharge state.  
A new command can be issued after 2 CLK cycles of MRS.
- Auto refresh functions are the same as CBR refresh of DRAM.  
The automatical precharge without row precharge command is meant by "Auto".  
Auto/self refresh can be issued only at all banks precharge state.  
Partial self refresh can be issued only after setting partial self refresh mode of EMRS.
- BA0 ~ BA1 : Bank select addresses.
- During burst read or write with auto precharge, new read/write command can not be issued.  
Another bank read/write command can be issued after the end of burst.  
New row active of the associated bank can be issued at tRP after the end of burst.
- Burst stop command is valid at every burst length.
- DQM sampled at the positive going edge of CLK masks the data-in at that same CLK in write operation (Write DQM latency is 0), but in read operation, it makes the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2).

**A. MODE REGISTER FIELD TABLE TO PROGRAM MODES**

Register Programmed with Normal MRS

Address	BA0 ~ BA1	A12 ~ A10/AP	A9*2	A8	A7	A6	A5	A4	A3	A2	A1	A0
Function	"0" Setting for Normal MRS	RFU*1	W.B.L	Test Mode	CAS Latency			BT	Burst Length			

**Normal MRS Mode**

Test Mode			CAS Latency				Burst Type			Burst Length				
A8	A7	Type	A6	A5	A4	Latency	A3	Type	A2	A1	A0	BT=0	BT=1	
0	0	Mode Register Set	0	0	0	Reserved	0	Sequential	0	0	0	1	1	
0	1	Reserved	0	0	1	1	1	Interleave	0	0	1	2	2	
1	0	Reserved	0	1	0	2	Mode Select		0	1	0	4	4	
1	1	Reserved	0	1	1	3	BA1	BA0	Mode	0	1	1	8	8
Write Burst Length			1	0	0	Reserved	0	0	Setting for Normal MRS	1	0	0	Reserved	Reserved
A9	Length		1	0	1	Reserved				1	0	1	Reserved	Reserved
0	Burst		1	1	0	Reserved				1	1	0	Reserved	Reserved
1	Single Bit		1	1	1	Reserved				1	1	1	Full Page	Reserved

Full Page Length x16 : 512Mb(1024)

Register Programmed with Extended MRS

Address	BA1	BA0	A12 ~ A10/AP	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Function	Mode Select		RFU*1				DS		RFU*1		PASR		

**EMRS for PASR(Partial Array Self Ref.) & DS(Driver Strength)**


Mode Select			Driver Strength				PASR			
BA1	BA0	Mode	A6	A5	Driver Strength	A2	A1	A0	Size of Refreshed Area	
0	0	Normal MRS	0	0	Full	0	0	0	Full Array	
0	1	Reserved	0	1	1/2	0	0	1	1/2 of Full Array	
1	0	EMRS for Mobile SDRAM	1	0	1/4	0	1	0	1/4 of Full Array	
1	1	Reserved	1	1	1/8	0	1	1	Reserved	
Reserved Address						1	0	0	Reserved	
A12~A10/AP		A9	A8	A7	A4	A3	1	0	1	Reserved
0		0	0	0	0	0	1	1	0	Reserved
							1	1	1	Reserved

**NOTES:**


- 1.RFU(Reserved for future use) should stay "0" during MRS cycle.
- 2.If A9 is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.

**Partial Array Self Refresh**


1. In order to save power consumption, Mobile SDRAM has PASR option.
2. Mobile SDRAM supports 3 kinds of PASR in self refresh mode : Full Array, 1/2 of Full Array, 1/4 of Full Array




- Full Array



- 1/2 Array



- 1/4 Array



**Internal Temperature Compensated Self Refresh (TCSR)**

**Note :**

1. In order to save power consumption, Mobile-SDRAM includes the internal temperature sensor and control units to control the self refresh cycle automatically according to the two temperature range ; Max. 40 °C, Max. 70 °C.
2. If the EMRS for external TCSR is issued by the controller, this EMRS code for TCSR is ignored.

Temperature Range	Self Refresh Current (Icc 6)			Unit
	Full Array	1/2 of Full Array	1/4 of Full Array	
Max. 40 °C	400	320	280	uA
Max. 70 °C	900	600	500	

**B. POWER UP SEQUENCE**

1. Apply power and attempt to maintain CKE at a high state and all other inputs may be undefined.
  - Apply VDD before or at the same time as VDDQ.
2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
3. Issue precharge commands for all banks of the devices.
4. Issue 2 or more auto-refresh commands.
5. Issue a mode register set command to initialize the mode register.
6. Issue a extended mode register set command to define DS or PASR operating type of the device after normal MRS.

EMRS cycle is not mandatory and the EMRS command needs to be issued only when DS or PASR is used.

The default state without EMRS command issued is the half driver strength and full array refreshed.

The device is now ready for the operation selected by EMRS.

For operating with DS or PASR , set DS or PASR mode in EMRS setting stage.

In order to adjust another mode in the state of DS or PASR mode, additional EMRS set is required but power up sequence is not needed again at this time. In that case, all banks have to be in idle state prior to adjusting EMRS set.

C. BURST SEQUENCE

1. BURST LENGTH = 4

Initial Address		Sequential				Interleave			
A1	A0								
0	0	0	1	2	3	0	1	2	3
0	1	1	2	3	0	1	0	3	2
1	0	2	3	0	1	2	3	0	1
1	1	3	0	1	2	3	2	1	0

2. BURST LENGTH = 8

Initial Address			Sequential								Interleave							
A2	A1	A0																
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0