Document Title

1M x16 bit Super Low Power and Low Voltage Full CMOS Static RAM

Revision History

Revision No.	History	Draft Date	<u>Remark</u>
0.0	Initial draft	November 17, 2003	Preliminary
0.1	Revised - Changed ball name of E3 (Vss) & H6 (DNU) to NC. - Deleted 85ns Speed bin.	November 21, 2003	Preliminary
1.0	Finalize - Deleted 55ns Speed bin.	May 24, 2004	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



1M x 16 bit Super Low Power and Low Voltage Full CMOS Static RAM

FEATURES

- Process Technology: Full CMOS
- Organization: 1M x16
- Power Supply Voltage: 1.65~1.95V
- Low Data Retention Voltage: 1.0V(Min)
- Three State Outputs
- Package Type: 48-FBGA-6.00 x 7.00

PRODUCT FAMILY


GENERAL DESCRIPTION

The K6F1616R6C families are fabricated by SAMSUNG's advanced full CMOS process technology. The families support industrial operating temperature ranges and have chip scale package for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

				Power Dissipation			
Product Family	Operating Temperature	Vcc Range	Speed	Standby (Isв1, Typ.)	Operating (Icc1, Max)	PKG Type	
K6F1616R6C-F	Industrial(-40~85°C)	1.65~1.95V	70ns	1μA ¹⁾	3mA	48-FBGA-6.00x7.00	

1. Typical value are measured at Vcc=1.8V, TA=25°C and not 100% tested.


PIN DESCRIPTION



48-FBGA: Top View (Ball Down)

Name	Function	Name	Function
CS1, CS2	Chip Select Inputs	Vcc	Power
OE	Output Enable Input	Vss	Ground
WE	Write Enable Input	UB	Upper Byte(I/O9~16)
A0~A19	Address Inputs	LB	Lower Byte(I/O1~8)
I/O1~I/O16	Data Inputs/Outputs	NC	No Connection

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

Industrial Temperature Products(-40~85°C)					
Part Name	Function				
K6F1616R6C-FF70	48-FBGA, 70ns, 1.8V				

FUNCTIONAL DESCRIPTION

CS ₁	CS ₂	OE	WE	LB	UB	I/O 1~8	I/O 9~16	Mode	Power
н	X ¹⁾	High-Z	High-Z	Deselected	Standby				
X ¹⁾	L	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	Н	н	High-Z	High-Z	Deselected	Standby
L	Н	н	Н	L	X ¹⁾	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	X ¹⁾	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	н	L	н	Dout	High-Z	Lower Byte Read	Active
L	Н	L	Н	Н	L	High-Z	Dout	Upper Byte Read	Active
L	Н	L	Н	L	L	Dout	Dout	Word Read	Active
L	Н	X ¹⁾	L	L	Н	Din	High-Z	Lower Byte Write	Active
L	Н	X ¹⁾	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	Н	X ¹⁾	L	L	L	Din	Din	Word Write	Active

1. X means don't care. (Must be low or high state)

ABSOLUTE MAXIMUM RATINGS¹⁾

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	VIN,VOUT	-0.2 to Vcc+0.3V(Max. 2.6V)	V
Voltage on Vcc supply relative to Vss	Vcc	-0.2 to 2.6	V
Power Dissipation	PD	1.0	W
Storage temperature	Тѕтс	-65 to 150	°C
Operating Temperature	Та	-40 to 85	°C

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS¹⁾

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	1.65	1.8	1.95	V
Ground	Vss	0	0	0	V
Input high voltage	Viн	1.4	-	Vcc+0.2 ²⁾	V
Input low voltage	VIL	-0.2 ³⁾	-	0.4	V

Note:

1. TA=-40 to 85°C, otherwise specified

2. Overshoot: Vcc+2.0V in case of pulse width ≤20ns.

Undershoot: -2.0V in case of pulse width ≤20ns.
Overshoot and Undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, TA=25°C)

ltem	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	Vio=0V	-	10	pF

1. Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Typ ¹⁾	Max	Unit
Input leakage current	Iц	VIN=Vss to Vcc	-1	-	1	μA
Output leakage current	I ILO	CS1=VIH or CS2=VIL or OE=VIH or WE=VIL or LB=UB=VIH, VIO=Vss to Vcc		-	1	μΑ
Average operating current		<u>Cy</u> cle time=1μs, <u>10</u> 0%duty, lio=0mA, <u>CS</u> 1≤0.2V, LB≤0.2V or/and UB≤0.2V, CS2≥Vcc-0.2V, Vi№0.2V or Vi№2Vcc-0.2V	-	-	3	mA
		Cycle time=Min, Iıo=0mA, 100% duty, CS1=VIL, CS2=VIH, LB=VIL or/and UB=VIL, VIN=VIL or VIH	-	-	22	mA
Output low voltage	Vol	IoL = 0.1mA	-	-	0.2	V
Output high voltage	Vон	Іон = -0.1mA	1.4	-	-	V
Standby Current(CMOS)	ISB1	Other input =0~Vcc 1) $\overline{CS}_{1\geq}Vcc-0.2V$, $CS_{2\geq}Vcc-0.2V(\overline{CS}_{1} \text{ controlled})$ or 2) $0V\leq CS_{2}\leq 0.2V(CS_{2} \text{ controlled})$	-	1	20	μΑ

1. Typical value are measured at Vcc=1.8V, TA=25°C and not 100% tested.




K6F1616R6C Family



AC OPERATING CONDITIONS

TEST CONDITIONS(Test Load and Input/Output Reference) Input pulse level: 0.2 to Vcc-0.2V Input rising and falling time: 5ns Input and output reference voltage: 0.9V Output load(see right): CL=100pF+1TTL CL=30pF+1TTL



2. R1=3070Ω, R2 3. VTM =1.8V

AC CHARACTERISTICS (Vcc=1.65~1.95V, TA=-40 to 85°C)

Parameter List			Spe	Speed Bin 70ns		
		Symbol	7			
			Min	Min Max		
	Read cycle time	tRC	70	-	ns	
	Address access time	taa	-	70	ns	
	Chip select to output	tCO1, tCO2	-	70	ns	
	Output enable to valid output	tOE	-	35	ns	
	LB, UB valid to data output	tBA	-	70	ns	
Read	Chip select to low-Z output	tLZ1, tLZ2	10	-	ns	
Read Output enable to low-Z output		toLz	5	-	ns	
IB, UB enable to low-Z of Output hold from address	LB, UB enable to low-Z output	tBLZ	10	-	ns	
	Output hold from address change	toн	10	-	ns	
	Chip disable to high-Z output	tHZ1, tHZ2	0	25	ns	
	OE disable to high-Z output	tонz	0	25	ns	
	UB, LB disable to high-Z output	tвнz	0	25	ns	
	Write cycle time	twc	70	-	ns	
	Chip select to end of write	tCW1, tCW2	60	-	ns	
	Address set-up time	tas	0	-	ns	
	Address valid to end of write	tAW	60	-	ns	
	Write pulse width	twp	50	-	ns	
Write	Write recovery time	twr	0	-	ns	
	Write to output high-Z	twнz	0	20	ns	
	Data to write time overlap	tDW	30	-	ns	
	Data hold from write time	tDH	0	-	ns	
	End write to output low-Z	tow	5	-	ns	
	LB, UB valid to end of write	tBW	60	-	ns	

DATA RETENTION CHARACTERISTICS

ltem	Symbol	Test Condition	Min	Typ ²⁾	Max	Unit
Vcc for data retention	Vdr	CS1≥Vcc-0.2V ¹⁾ , VIN≥0V	1.0	-	1.95	V
Data retention current	Idr	$Vcc=1.2V, \overline{CS}_{1} \ge Vcc-0.2V^{1}, VIN \ge 0V$	-	1.0	12	μA
Data retention set-up time	tSDR	See data retention waveform	0	-	-	ns
Recovery time	trdr		tRC	-	-	115

1. 1) CS1≥Vcc-0.2V, CS2≥Vcc-0.2V(CS1 controlled) or


2) 0≤CS2≤0.2V(CS2 controlled)

2. Typical values are measured at TA=25°C and not 100% tested.




TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS1=OE=VIL, CS2=WE=VIH, UB or/and LB=VIL)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)





TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled)




NOTES (WRITE CYCLE)

1. <u>A write occurs during the overlap(twp) of low CS1 and low WE. A write begins when CS1 goes low and WE goes low with asserting UB or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when CS1 goes high and WE goes high. The twp is measured from the beginning of write to the end of write.</u>

- 2. tcw is measured from the $\overline{CS}1$ going low to the end of write.
- 3. tas is measured from the address valid to the beginning of write.

4. twe is measured from the end of write to the address change. twe is applied in case a write ends with CS1 or WE going high.

DATA RETENTION WAVE FORM



www.DataSheet4U.com


K6F1616R6C Family


CMOS SRAM.com


Unit: millimeters

PACKAGE DIMENSION

48 BALL FINE PITCH BGA(0.75mm ball pitch)








	Min	Тур	Max
A	-	0.75	-
В	5.90	6.00	6.10
B1	-	3.75	-
С	6.90	7.00	7.10
C1	-	5.25	-
D	0.40	0.45	0.50
E	-	-	1.00
E1	0.27	-	-
Y	-	-	0.10

Detail A



Notes.

- 1. Bump counts: 48(8 row x 6 column)
- 2. Bump pitch: (x,y)=(0.75 x 0.75)(typ.)
- 3. All tolerence are ± 0.050 unless specified beside figure.
- 4. Typ: Typical
- 5. Y is coplanarity

