Final

Mar. 27. 2000

Document Title

1Mx4 Bit High Speed Static RAM(5V Operating).
Operated at Extended and Industrial Temperature Ranges.

Revision History

RevNo.	<u>History</u>			<u>Draft Data</u>	<u>Remark</u>
Rev. 0.0	Initial release with Preliminary.			Feb. 12. 1999	Preliminary
Rev. 1.0	1.1 Removed Low power Versio1.2 Removed Data Retention Ch1.3 Changed IsB1 to 20mA	Mar. 29. 1999	Preliminary		
Rev. 2.0	2.1 Relax D.C parameters.			Aug. 19. 1999	Preliminary
	Item	Previous	Current		
	40	400 4	400 4		

Item		Previous	Current		
	12ns	160mA	190mA 185mA		
Icc	15ns	155mA			
	20ns	150mA	180mA		

2.2 Relax Absolute Maximum Rating.

Item	Previous	Current
Voltage on Any Pin Relative to Vss	-0.5 to 7.0	-0.5 to Vcc+0.5

Rev. 3.0 3.1 Delete Preliminary

3.2 Update D.C parameters and 10ns part.

		Previous		Current				
	Icc	lsb lsb1		Icc	İsb	lsb1		
10ns	-			160mA		10mA		
12ns	190mA	70mA	20mA	150mA	60mA			
15ns	185mA	701117	201117	140mA	OUIIIA			
20ns	180mA							

3.3 Added Extended temperature range

www.DataSheet4U.com



1M x 4 Bit (with OE)High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 10,12,15,20ns(Max.)
- Low Power Dissipation

Standby (TTL) : 60mA(Max.) (CMOS) : 10mA(Max.)

Operating K6R4004C1C-10:160mA(Max.) K6R4004C1C-12:150mA(Max.) K6R4004C1C-15:140mA(Max.) K6R4004C1C-20:130mA(Max.)


- Single 5.0V ±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 - No Clock or Refresh required
- · Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration

K6R4004C1C-J: 32-SOJ-400

ORDERING INFORMATION

K6R4004C1C-C10/C12/C15/C20	Commercial Temp.
K6R4004C1C-E10/E12/E15/E20	Extended Temp.
K6R4004C1C-I10/I12/I15/I20	Industrial Temp.


FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The K6R4004C1C is a 4,194,304-bit high-speed Static Random Access Memory organized as 1,048,576 words by 4 bits. The K6R4004C1C uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAM-SUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R4004C1C is packaged in a 400 mil 32-pin plastic SOJ.

PIN CONFIGURATION(Top View)



PIN FUNCTION

Pin Name	Pin Function
A0 - A19	Address Inputs
WE	Write Enable
CS	Chip Select
ŌĒ	Output Enable
I/O1 ~ I/O4	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection



ABSOLUTE MAXIMUM RATINGS*

Paran	Parameter		Rating	Unit
Voltage on Any Pin Relative to Vss		VIN, VOUT	-0.5 to Vcc+0.5	V
Voltage on Vcc Supply Relative to Vss		Vcc	-0.5 to 7.0	V
Power Dissipation		PD	1.0	W
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature	Operating Temperature Commercial		0 to 70	°C
	Extended	TA	-25 to 85	°C
	Industrial	TA	-40 to 85	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS*(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.2	-	Vcc+0.5***	V
Input Low Voltage	VIL	-0.5**	-	0.8	V

^{*} The above parameters are also guaranteed at extended and industrial temperature range.

DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Max	Unit	
Input Leakage Current	ILI	Vin=Vss to Vcc			-2	2	μΑ
Output Leakage Current	llo	CS=VIH or OE=VIH or WE=VIL VOUT=Vss to Vcc					
Operating Current Icc Min. Cycle, 100% Duty			Com.	10ns	-	160	mA
		CS=VIL, VIN=VIH or VIL, IOUT=0mA	·	12ns	-	150	
			ľ	15ns	-	140	
				20ns	-	130	
			Ext. Ind.	10ns	-	175	
				12ns	-	165	
				15ns	-	155	
				20ns	-	145	
Standby Current	Isb	Min. Cycle, CS=Vін	.,		-	60	mA
Isb1 f=0MHz, CS≥Vcc-0.2V, Vin≥Vcc-0.2V or Vin≤0.2V			-	10			
Output Low Voltage Level	Vol	IoL=8mA			-	0.4	V
Output High Voltage Level	Voн	IOH=-4mA	IOH=-4mA			-	V
	V0H1**	Іон1=-0.1mA			-	3.95	V

^{*} The above parameters are also guaranteed at extended and industrial temperature range.

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	7	pF

^{*} Capacitance is sampled and not 100% tested.



^{**} $V_{IL}(Min) = -2.0V$ a.c(Pulse Width $\leq 8ns$) for $1 \leq 20mA$.

^{***} VIH(Max) = Vcc + 2.0V a.c (Pulse Width $\leq 8ns$) for $I \leq 20mA$.

^{**} Vcc=5.0V±5%, Temp.=25°C.

AC CHARACTERISTICS(TA=0 to 70°C, VCC=5.0V±10%, unless otherwise noted.)

TEST CONDITIONS*


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

^{*} The above test conditions are also applied at extended and industrial temperature range.

Output Loads(A)

Dout $RL = 50\Omega$ VL = 1.5V $Zo = 50\Omega$ $Zo = 50\Omega$

Output Loads(B) for thz, tLz, twhz, tow, toLz & toHz



READ CYCLE*

Parameter	Symbol	K6R400	4C1C-10	K6R400	4C1C-12	K6R4004C1C-15		K6R4004C1C-20		Unit
Farameter	Зуппрог	Min	Max	Min	Max	Min	Max	Min	Max	Onit
Read Cycle Time	trc	10	-	12	-	15	-	20	-	ns
Address Access Time	tAA	-	10	-	12	-	15	-	20	ns
Chip Select to Output	tco	-	10	-	12	-	15	-	20	ns
Output Enable to Valid Output	toe	-	5	-	6	-	7	-	8	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tolz	0	-	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	5	0	6	0	7	0	9	ns
Output Disable to High-Z Output	tonz	0	5	0	6	0	7	0	9	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tpu	0	-	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	10	-	12	-	15	-	20	ns

 $www. Data \\ \textbf{The above parameters are also guaranteed at extended and industrial temperature range.}$



^{*} Capacitive Load consists of all components of the test environment.

^{*} Including Scope and Jig Capacitance


WRITE CYCLE*

D	Symbol	K6R4004C1C-10		K6R4004C1C-12		K6R4004C1C-15		K6R4004C1C-20		
Parameter		Min	Max	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	10	-	12	-	15	-	20	-	ns
Chip Select to End of Write	tcw	7	-	8	-	10	-	12	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	7	-	8	-	10	-	12	-	ns
Write Pulse Width(OE High)	twp	7	-	8	-	10	-	12	-	ns
Write Pulse Width(OE Low)	tWP1	10	-	12	-	15	-	20	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	5	0	6	0	7	0	9	ns
Data to Write Time Overlap	tow	5	-	6	-	7	-	9	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	3	-	ns


^{*} The above parameters are also guaranteed at extended and industrial temperature range.

TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES(READ CYCLE)


- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or VoL
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested. 6. Device is continuously selected with <u>CS=Vil</u>.
- 7. Address valid prior to coincident with $\overline{\text{CS}}$ transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.




TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)





NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.

 2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition CS going high or WE going high. twp is measured from the beginning of write to the end of write.

 3. tcw is measured from the later of CS going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twa is measured from the end of write to the address change. twa applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
- 6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When \overline{CS} is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

CS	WE	OE	Mode	I/O Pin	Supply Current
Н	Х	X*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	Icc
L	Н	L	Read	Dout	Icc
L	L	Х	Write	Din	Icc

^{*} X means Don't Care.




ELECTRONICS

PACKAGE DIMENSIONS

Units:millimeters/Inches

32-SOJ-400



www.DataSheet4U.com

