## 512Kx16 bit Low Power Full CMOS Static RAM

#### **FEATURES**

- Process Technology: Full CMOS
- Organization: 512K x16
- Power Supply Voltage: 2.7~3.6V
- Low Data Retention Voltage: 1.5V(Min)
- Three state outputs
- Package Type: 44-TSOP2-400F

## **PRODUCT FAMILY**

#### **GENERAL DESCRIPTION**

The K6X8016T3B families are fabricated by SAMSUNG's advanced full CMOS process technology. The families support various operating temperature range for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

				Power Dissipation			
Product Family	Operating Temperature	Vcc Range	Speed	Standby (Isв1, Max)	Operating (Icc2, Max)	PKG Type	
K6X8016T3B-F	Industrial(-40~85°C)	2.7~3.6V	551)/70ns	15µA	30mA	44-TSOP2-400F	
K6X8016T3B-Q	Automotive(-40~125°C)	2.1 3.00	70ns	80µA	JUIIA	44-130F2-400F	


1. This parameter is measured with 50pF test load (Vcc=3.0~3.6V).

## **PIN DESCRIPTION**

A2 3 A1 4 A0 5 CS 6 (0) A2 4 A1 4 CS 6 (0) A2 4 A1 4 A1 4 A1 4 A17 4 A16 2 A15 2	44-TSOP2 2 3 4 5 5 6 7 8 9 9 10 44-TSOP2 Forward 4 5 6 6 7 8 8 9 9 10 44-TSOP2 10 45-TSOP2 10 45-TSOP2 10 10 10 10 10 10 10 10 10 10	44     A5       43     A6       42     A7       41     OE       40     UB       39     LB       39     LB       37     I/O15       36     I/O14       37     I/O15       38     I/O14       39     LB       31     I/O11       30     I/O21       31     I/O11       30     I/O21       31     I/O11       30     I/O24       A12     I/O24       A26     A40       25     A11       24     A12       23     A43

Name	Function	Name	Function
CS	Chip Select Input	Vcc	Power
OE	Output Enable Input	Vss	Ground
WE	Write Enable Input	UB	Upper Byte(I/O9~16)
A0~A18	Address Inputs	LB	Lower Byte(I/O1~8)
I/O1~I/O16	Data Inputs/Outputs		

## FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



## **PRODUCT LIST**

Industrial Temperate	ıre Products(-40∼85°C)	Automotive Temperature Products(-40~125°C)			
Part Name	Function	Part Name	Function		
K6X8016T3B-TF55 <sup>1)</sup> K6X8016T3B-TF70 K6X8016T3B-UF55 <sup>1)</sup> K6X8016T3B-UF70	44-TSOP2-F, 55ns, LL 44-TSOP2-F, 70ns, LL 44-TSOP2-F, 55ns, LL, LF 44-TSOP2-F, 70ns, LL, LF	K6X8016T3B-TQ70 K6X8016T3B-UQ70	44-TSOP2-F, 70ns, L 44-TSOP2-F, 70ns, L, LF		

1. Operating voltage range is 3.0~3.6V 2. LF : Lead Free Product

## **FUNCTIONAL DESCRIPTION**

CS	OE	WE	LB	UB	I/O1~8	<b>I/O</b> 9~16	Mode	Power
н	х	Х	Х	Х	High-Z	High-Z	Deselected	Standby
L	н	н	х	х	High-Z	High-Z	Output Disabled	Active
L	х	х	Н	Н	High-Z	High-Z	Output Disabled	Active
L	L	Н	L	Н	Dout	High-Z	Lower Byte Read	Active
L	L	Н	Н	L	High-Z	Dout	Upper Byte Read	Active
L	L	Н	L	L	Dout	Dout	Word Read	Active
L	х	L	L	Н	Din	High-Z	Lower Byte Write	Active
L	х	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	х	L	L	L	Din	Din	Word Write	Active

Note: X means don't care. (Must be low or high state)

#### ABSOLUTE MAXIMUM RATINGS<sup>1)</sup>

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	VIN,VOUT	-0.2 to Vcc+0.3 (max. 3.9V)	V	-
Voltage on Vcc supply relative to	Vcc	-0.2 to 3.9	V	-
Power Dissipation	PD	1.0	W	-
Storage temperature	Тѕтс	-65 to 150	°C	-
Operating Temperature	Та	-40 to 85	°C	K6X8016T3B-F
	IA	-40 to 125	°C	K6X8016T3B-Q

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



### **RECOMMENDED DC OPERATING CONDITIONS<sup>1)</sup>**

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	2.7	3.0/3.3	3.6	V
Ground	Vss	0	0	0	V
Input high voltage	Vih	2.2	-	Vcc+0.3 <sup>2)</sup>	V
Input low voltage	VIL	-0.3 <sup>3)</sup>	-	0.6	V

Note:

1. Industrial Product: TA=-40 to 85°C, otherwise specified.

Automotive Product: TA=-40 to 125°C, otherwise specified.

Overshoot: Vcc+3.0V in case of pulse width ≤30ns.
Undershoot: -3.0V in case of pulse width ≤30ns.
Overshoot and undershoot are sampled, not 100% tested.

#### CAPACITANCE<sup>1)</sup> (f=1MHz, Ta=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	VIO=0V	-	10	pF

1. Capacitance is sampled, not 100% tested

## DC AND OPERATING CHARACTERISTICS


Item	Symbol	Test Conditions		Min	Тур	Мах	Unit
Input leakage current	Iц	VIN=Vss to Vcc		-1	-	1	μA
Output leakage current	Ilo	CS=VIH, OE=VIH or WE=VIL, VIO=Vss to Vc	с	-1	-	1	μA
Operating power supply current	Icc	IIO=0mA, CS=VIL, WE=VIH, VIN=VIH or VIL		-	-	2	mA
Average operating current	ICC1	Cycle time=1µs, 100% duty, Iıo=0mA, $\overline{CS}$ ≤0.2V, VıN≤0.2V or VıN≥Vcc-0.2V		-	-	3	mA
	ICC2	Cycle time=Min, IIO=0mA, 100% duty, CS=VIL, VIN=VIL or VIH			-	30	mA
Output low voltage	Vol	IOL = 2.1mA		-	-	0.4	V
Output high voltage	Vон	Іон = -1.0mA		2.4	-	-	V
Standby Current(TTL)	lsв	CS=VIH, Other inputs=VIH or VIL		-	-	0.4	mA
Otara dha Quana at (QMQQ)	1	CS≥Vcc-0.2V, Other inputs=0~Vcc	K6X8016T3B-F	-	-	15	
Standby Current(CMOS)	ISB1		K6X8016T3B-Q	-	-	80	μA



## **CMOS SRAM**

### AC OPERATING CONDITIONS

TEST CONDITIONS(Test Load and Input/Output Reference) Input pulse level: 0.4 to 2.2V Input rising and falling time: 5ns Input and output reference voltage:1.5V Output load(see right): CL=100pF+1TTL CL=50pF+1TTL



1. Including scope and jig capacitance

#### AC CHARACTERISTICS (Vcc=2.7~3.6V, Industrial product:TA=-40 to 85°C, Automotive product:TA=-40 to 125°C)

				Spee	d Bins		
	Parameter List	Symbol	55	ns <sup>1)</sup>	70	Ins	Units
			Min	Max	Min	Max	
	Read cycle time	tRC	55	-	70	-	ns
	Address access time	taa	-	55	-	70	ns
	Chip select to output	tco	-	55	-	70	ns
	Output enable to valid output	tOE	-	25	-	35	ns
	Chip select to low-Z output	tLZ	10	-	10	-	ns
Read	Output enable to low-Z output	tolz	5	-	5	-	ns
Reau	LB, UB enable to low-Z output	tBLZ	5	-	5	-	ns
	Chip disable to high-Z output	tнz	0	20	0	25	ns
	Output Disable to High-Z Output	tонz	0	20	0	25	ns
	Output hold from address change	toн	10	-	10	-	ns
	LB, UB valid to data output	tва	-	25	-	35	ns
	UB, LB disable to high-Z output	tвнz	0	20	0	25	ns
	Write cycle time	twc	55	-	70	-	ns
	Chip select to end of write	tcw	45	-	60	-	ns
	Address set-up time	tas	0	-	0	-	ns
	Address valid to end of write	taw	45	-	60	-	ns
	Write pulse width	twp	40	-	55	-	ns
Write	Write recovery time	twr	0	-	0	-	ns
	Write to output high-Z	twнz	0	20	0	25	ns
	Data to write time overlap	tow	20	-	30	-	ns
	Data hold from write time	tDH	0	-	0	-	ns
	End write to output low-Z	tow	5	-	5	-	ns
	LB, UB valid to end of write	tвw	45	-	60	-	ns

1. Voltage range is 3.0V~3.6V for industrial product.


## DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition			Тур	Max	Unit
Vcc for data retention	Vdr	CS≥Vcc-0.2V		1.5	-	3.6	V
Data retention current IDR Vcc		Vcc=3.0V, CS≥Vcc-0.2V	K6X8016T3B-F	-	-	15	μA
Data retention current	IDR	vcc−0.0v, co≥vcc-0.2v	K6X8016T3B-Q	-	-	80	μΛ
Data retention set-up time	tsdr	Can data ratentian waveform		0	-	-	ms
Recovery time	trdr		See data retention waveform			-	1113




#### TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH, UB or/and LB=VIL)



#### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device interconnection.



#### TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS Controlled)





#### TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled)



NOTES (WRITE CYCLE)

1. A write occurs during the overlap(twp) of low  $\overline{CS}$  and low  $\overline{WE}$ . A write begins when  $\overline{CS}$  goes low and  $\overline{WE}$  goes low with asserting  $\overline{UB}$  or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when  $\overline{CS}$  goes high and  $\overline{WE}$  goes high. The twp is measured from the beginning of write to the end of write.


2. tcw is measured from the  $\overline{CS}$  going low to the end of write.

3. tas is measured from the address valid to the beginning of write.

4. twR is measured from the end of write to the address change. twR applied in case a write ends as CS or WE going high.

## DATA RETENTION WAVE FORM








# **CMOS SRAM**

## PACKAGE DIMENSIONS

Unit: millimeters(inches)





## **Document Title**

## 512Kx16 bit Low Power Full CMOS Static RAM

## **Revision History**

Revision No.	History	Draft Date	<u>Remark</u>
0.0	Initial draft	October 31, 2002	Preliminary
0.1	Revised - Deleted 44-TSOP2-400R package type.	December 11, 2002	Preliminary
1.0	Finalized - Changed Icc1 from 4mA to 3mA - Changed Icc2 from 45mA to 30mA - Changed Isв1(industrial) from 30μA to 15μA - Changed Isв1(Automotive) from 40μA to 25μA	September 16, 2003	Final
2.0	Revised - Changed IsB1 of Automotive product from 25μA to 80μA - Changed Vcc in IDR Test Condition from 1.5V to 3.0V - Changed IDR of Industrial product from 6μA to 15μA - Changed IDR of Automotive product from 10μA to 80μA	March 27, 2005	Final

- Added Lead Free Products

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to yourquestions about device. If you have any questions, please contact the SAMSUNG branch offices.

