

18Mb NtRAM™ Specification

100TQFP/165FBGA with Pb/Pb-Free
(RoHS compliant)

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

1. For updates or additional information about Samsung products, contact your nearest Samsung office.
2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

Document Title

512Kx36 & 1Mx18-Bit Flow Through NtRAM™

Revision History

<u>Rev. No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	1. Initial document.	Mar. 23. 2004	Advance
0.1	1. Update the DC current spec(Icc, I _{SB})	May. 21. 2004	Preliminary
0.2	1. Change the I _{SB} , I _{SB1} , I _{SB2} - I _{SB} ; from 120mA to 170mA - I _{SB1} ; from 80mA to 150mA - I _{SB2} ; from 80mA to 130mA	Sep. 21. 2004	Preliminary
0.3	1. Remove the 1.8V V _{DD} voltage level	Oct. 18. 2004	Preliminary
0.4	1. Remove the -75 speed bin	Jan. 04. 2004	Preliminary
1.0	1. Finalize the datasheet	July 18. 2005	Final
2.0	1. Add the overshoot timing	Feb. 16. 2006	Final
3.0	1. Change ordering information	Apr. 04. 2006	Final

18Mb NtRAM (Flow Through) Ordering Information

Org.	VDD (V)	Speed (ns)	Access Time (ns)	Part Number	RoHS Avail.
1Mx18	3.3/2.5	7.5	6.5	K7M161835B-P(Q)¹C(I)²65	√
512Kx36	3.3/2.5	7.5	6.5	K7M163635B-P(Q)¹C(I)²65	√

Note 1. P(Q) [Package type] : P-Pb Free, Q-Pb

2. C(I) [Operating Temperature] : C-Commercial, I-Industrial

512Kx36 & 1Mx18-Bit Flow Through NtRAM™

FEATURES

- V_{DD} = 2.5 or 3.3V +/- 5% Power Supply.
- Byte Writable Function.
- Enable clock and suspend operation.
- Single READ/WRITE control pin.
- Self-Timed Write Cycle.
- Three Chip Enable for simple depth expansion with no data contention .
- A interleaved burst or a linear burst mode.
- Asynchronous output enable control.
- Power Down mode.
- TTL-Level Three-State Outputs.
- 100-TQFP-1420A (Lead and Lead free package)
- Operating in commercial and industrial temperature range.


GENERAL DESCRIPTION

The K7M163635B and K7M161835B are 18,874,368-bits Synchronous Static SRAMs. The NtRAM™, or No Turnaround Random Access Memory utilizes all bandwidth in any combination of operating cycles. Address, data inputs, and all control signals except output enable and linear burst order are synchronized to input clock. Burst order control must be tied "High or Low". Asynchronous inputs include the sleep mode enable(ZZ). Output Enable controls the outputs at any given time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation and provides increased timing flexibility for incoming signals. For read cycles, Flow-Through SRAM allows output data to simply flow freely from the memory array. The K7M163635B and K7M161835B are implemented with SAMSUNG's high performance CMOS technology and is available in 100pin TQFP packages. Multiple power and ground pins minimize ground bounce.


FAST ACCESS TIMES

Parameter	Sym.	-65	Unit
Cycle Time	tcyc	7.5	ns
Clock Access Time	tcd	6.5	ns
Output Enable Access Time	toE	3.5	ns

LOGIC BLOCK DIAGRAM



PIN CONFIGURATION(TOP VIEW)




PIN NAME

SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A0 - A18	Address Inputs	32,33,34,35,36,37,44 45,46,47,48,49,50,81 82,83,84,99,100	VDD	Power Supply(+3.3V)	15,16,41,65,91
			VSS	Ground	14,17,40,66,67,90
ADV	Address Advance/Load	85	N.C.	No Connect	38,39,42,43
WE	Read/Write Control Input	88	DQa0~a7	Data Inputs/Outputs	52,53,56,57,58,59,62,63
CLK	Clock	89	DQb0~b7	Data Inputs/Outputs	68,69,72,73,74,75,78,79
CKE	Clock Enable	87	DQc0~c7	Data Inputs/Outputs	2,3,6,7,8,9,12,13
CS1	Chip Select	98	DQd0~d7	Data Inputs/Outputs	18,19,22,23,24,25,28,29
CS2	Chip Select	97	DQPa~Pd	Data Inputs/Outputs	51,80,1,30
CS2	Chip Select	92			
BWx(x=a,b,c,d)	Byte Write Inputs	93,94,95,96			
OE	Output Enable	86	VDDQ	Output Power Supply (2.5V or 3.3V)	4,11,20,27,54,61,70,77
ZZ	Power Sleep Mode	64	VSSQ	Output Ground	5,10,21,26,55,60,71,76
LBO	Burst Mode Control	31			

Notes : 1. A0 and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.

PIN CONFIGURATION(TOP VIEW)



PIN NAME

SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A0 - A19	Address Inputs	32,33,34,35,36,37,44 45,46,47,48,49,50,80 81,82,83,84,99,100	VDD	Power Supply(+3.3V)	15,16,41,65,91
			Vss	Ground	14,17,40,66,67,90
ADV	Address Advance/Load	85	N.C.	No Connect	1,2,3,6,7,25,28,29,30, 38,39,42,43,51,52,53, 56,57,75,78,79,95,96
WE	Read/Write Control Input	88			
CLK	Clock	89			
CKE	Clock Enable	87			
CS1	Chip Select	98	DQa0~a8	Data Inputs/Outputs	58,59,62,63,68,69,72,73,74
CS2	Chip Select	97	DQb0~b8	Data Inputs/Outputs	8,9,12,13,18,19,22,23,24
CS2	Chip Select	92			
BWx(x=a,b)	Byte Write Inputs	93,94			
OE	Output Enable	86	VDDQ	Output Power Supply (2.5V or 3.3V)	4,11,20,27,54,61,70,77
ZZ	Power Sleep Mode	64	VSSQ	Output Ground	5,10,21,26,55,60,71,76
LBO	Burst Mode Control	31			

Notes : 1. A0 and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.

FUNCTION DESCRIPTION

The K7M163635B and K7M161835B are NtRAM™ designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, or vice versa.

All inputs (with the exception of OE, LBO and ZZ) are synchronized to rising clock edges.

All read, write and deselect cycles are initiated by the ADV input. Subsequent burst addresses can be internally generated by the burst advance pin (ADV). ADV should be driven to Low once the device has been deselected in order to load a new address for next operation.

Clock Enable(CKE) pin allows the operation of the chip to be suspended as long as necessary. When CKE is high, all synchronous inputs are ignored and the internal device registers will hold their previous values.

NtRAM™ latches external address and initiates a cycle, when CKE, ADV are driven to low and all three chip enables(CS1, CS2, CS2) are active .

Output Enable(OE) can be used to disable the output at any given time.

Read operation is initiated when at the rising edge of the clock, the address presented to the address inputs are latched in the address register, CKE is driven low, all three chip enables(CS1, CS2, CS2) are active, the write enable input signals WE are driven high, and ADV driven low. Data appears at the outputs within the same clock cycle as the address for the data. Also during read operation OE must be driven low for the device to drive out the requested data.

Write operation occurs when WE is driven low at the rising edge of the clock. BW[d:a] can be used for byte write operation. The Flow Through NtRAM™ uses a late write cycle to utilize 100% of the bandwidth.

At the first rising edge of the clock, WE and address are registered, and the data associated with that address is required one cycle later.

Subsequent addresses are generated by ADV High for the burst access as shown below. The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion.

The burst sequence is determined by the state of the LBO pin. When this pin is low, linear burst sequence is selected.

And when this pin is high, Interleaved burst sequence is selected.

During normal operation, ZZ must be driven low. When ZZ is driven high, the SRAM will enter a Power Sleep Mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2 cycles of wake up time.

BURST SEQUENCE TABLE

(Interleaved Burst, LBO=High)


LBO PIN	HIGH	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
	First Address	0	0	0	1	1	0	1	1
	↓	0	1	0	0	1	1	1	0
	↓	1	0	1	1	0	0	0	1
	Fourth Address	1	1	1	0	0	1	0	0

(Linear Burst, LBO=Low)

LBO PIN	LOW	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
	First Address	0	0	0	1	1	0	1	1
	↓	0	1	1	0	1	1	0	0
	↓	1	0	1	1	0	0	0	1
	Fourth Address	1	1	0	0	0	1	1	0

Note : 1. LBO pin must be tied to High or Low, and Floating State must not be allowed.

STATE DIAGRAM FOR NtRAM™



COMMAND	ACTION
DS	DESELECT
READ	BEGIN READ
WRITE	BEGIN WRITE
BURST	BEGIN READ BEGIN WRITE CONTINUE DESELECT

Notes : 1. An IGNORE CLOCK EDGE cycle is not shown in the above diagram. This is because CKE HIGH only blocks the clock(CLK) input and does not change the state of the device.
2. States change on the rising edge of the clock(CLK)

TRUTH TABLES

SYNCHRONOUS TRUTH TABLE

\overline{CS}_1	\overline{CS}_2	\overline{CS}_2	ADV	\overline{WE}	\overline{BW}_x	\overline{OE}	\overline{CKE}	CLK	ADDRESS ACCESSED	OPERATION
H	X	X	L	X	X	X	L	↑	N/A	Not Selected
X	L	X	L	X	X	X	L	↑	N/A	Not Selected
X	X	H	L	X	X	X	L	↑	N/A	Not Selected
X	X	X	H	X	X	X	L	↑	N/A	Not Selected Continue
L	H	L	L	H	X	L	L	↑	External Address	Begin Burst Read Cycle
X	X	X	H	X	X	L	L	↑	Next Address	Continue Burst Read Cycle
L	H	L	L	H	X	H	L	↑	External Address	NOP/Dummy Read
X	X	X	H	X	X	H	L	↑	Next Address	Dummy Read
L	H	L	L	L	L	X	L	↑	External Address	Begin Burst Write Cycle
X	X	X	H	X	L	X	L	↑	Next Address	Continue Burst Write Cycle
L	H	L	L	L	H	X	L	↑	N/A	NOP/Write Abort
X	X	X	H	X	H	X	L	↑	Next Address	Write Abort
X	X	X	X	X	X	X	H	↑	Current Address	Ignore Clock

- Notes :**
- X means "Don't Care".
 - The rising edge of clock is symbolized by (↑).
 - A continue deselect cycle can only be entered if a deselect cycle is executed first.
 - $\overline{WRITE} = L$ means Write operation in WRITE TRUTH TABLE.
 $\overline{WRITE} = H$ means Read operation in WRITE TRUTH TABLE.
 - Operation finally depends on status of asynchronous input pins(ZZ and \overline{OE}).

WRITE TRUTH TABLE(x36)

\overline{WE}	\overline{BW}_a	\overline{BW}_b	\overline{BW}_c	\overline{BW}_d	OPERATION
H	X	X	X	X	READ
L	L	H	H	H	WRITE BYTE a
L	H	L	H	H	WRITE BYTE b
L	H	H	L	H	WRITE BYTE c
L	H	H	H	L	WRITE BYTE d
L	L	L	L	L	WRITE ALL BYTES
L	H	H	H	H	WRITE ABORT/NOP

- Notes :**
- X means "Don't Care".
 - All inputs in this table must meet setup and hold time around the rising edge of CLK(↑).

WRITE TRUTH TABLE(x18)

\overline{WE}	\overline{BW}_a	\overline{BW}_b	OPERATION
H	X	X	READ
L	L	H	WRITE BYTE a
L	H	L	WRITE BYTE b
L	L	L	WRITE ALL BYTES
L	H	H	WRITE ABORT/NOP

- Notes :**
- X means "Don't Care".
 - All inputs in this table must meet setup and hold time around the rising edge of CLK(↑).

ASYNCHRONOUS TRUTH TABLE

Operation	ZZ	\overline{OE}	I/O STATUS
Sleep Mode	H	X	High-Z
Read	L	L	DQ
	L	H	High-Z
Write	L	X	Din, High-Z
Deselected	L	X	High-Z

Notes

1. X means "Don't Care".
2. Sleep Mode means power Sleep Mode of which stand-by current does not depend on cycle time.
3. Deselected means power Sleep Mode of which stand-by current depends on cycle time.

ABSOLUTE MAXIMUM RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on V _{DD} Supply Relative to V _{SS}	V _{DD}	-0.3 to 4.6	V
Voltage on Any Other Pin Relative to V _{SS}	V _{IN}	-0.3 to V _{DD} +0.3	V
Power Dissipation	P _D	1.6	W
Storage Temperature	T _{STG}	-65 to 150	°C
Operating Temperature	Commercial	T _{OPR}	0 to 70
	Industrial	T _{OPR}	-40 to 85
Storage Temperature Range Under Bias	T _{BIAS}	-10 to 85	°C

***Notes :** Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING CONDITIONS (0°C ≤ T_A ≤ 70°C)

PARAMETER	SYMBOL	MIN	Typ.	MAX	UNIT
Supply Voltage	V _{DD1}	2.375	2.5	2.625	V
	V _{DDQ1}	2.375	2.5	2.625	V
	V _{DD2}	3.135	3.3	3.465	V
	V _{DDQ2}	3.135	3.3	3.465	V
Ground	V _{SS}	0	0	0	V


- Notes:** 1. The above parameters are also guaranteed at industrial temperature range.
2. It should be V_{DDQ} ≤ V_{DD}

CAPACITANCE*(T_A=25°C, f=1MHz)


PARAMETER	SYMBOL	TEST CONDITION	MIN	MAX	UNIT
Input Capacitance	C _{IN}	V _{IN} =0V	-	5	pF
Output Capacitance	C _{OUT}	V _{OUT} =0V	-	6	pF

***Note :** Sampled not 100% tested.

Overshoot Timing



Undershoot Timing



DC ELECTRICAL CHARACTERISTICS


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNIT	NOTES
Input Leakage Current(except ZZ)	IIL	VDD=Max ; VIN=VSS to VDD	-2	+2	μA	
Output Leakage Current	IOL	Output Disabled,	-2	+2	μA	
Operating Current	ICC	Device Selected, IOUT=0mA, ZZ≤VIL, Cycle Time ≥ tcyc Min	-65	-	300	mA 1,2
Standby Current	ISB	Device deselected, IOUT=0mA, ZZ≤VIL, f=Max, All Inputs≤0.2V or ≥ VDD-0.2V	-65	-	170	mA
	ISB1	Device deselected, IOUT=0mA, ZZ≤0.2V, f=0, All Inputs=fixed (VDD-0.2V or 0.2V)	-	-	150	mA
	ISB2	Device deselected, IOUT=0mA, ZZ≥VDD-0.2V, f=Max, All Inputs≤VIL or ≥VIH	-	-	130	mA
Output Low Voltage(3.3V I/O)	VOL	IOL=8.0mA	-	0.4	V	
Output High Voltage(3.3V I/O)	VOH	IOH=-4.0mA	2.4	-	V	
Output Low Voltage(2.5V I/O)	VOL	IOL=1.0mA	-	0.4	V	
Output High Voltage(2.5V I/O)	VOH	IOH=-1.0mA	2.0	-	V	
Input Low Voltage(3.3V I/O)	VIL		-0.3*	0.8	V	
Input High Voltage(3.3V I/O)	VIH		2.0	VDD+0.3**	V	3
Input Low Voltage(2.5V I/O)	VIL		-0.3*	0.7	V	
Input High Voltage(2.5V I/O)	VIH		1.7	VDD+0.3**	V	3

Notes : 1. The above parameters are also guaranteed at industrial temperature range.
2. Reference AC Operating Conditions and Characteristics for input and timing.
3. Data states are all zero.
4. In Case of I/O Pins, the Max. VIH=VDDQ+0.3V.

TEST CONDITIONS

PARAMETER	VALUE
Input Pulse Level(for 3.3V I/O)	0 to 3.0V
Input Pulse Level(for 2.5V I/O)	0 to 2.5V
Input Rise and Fall Time(Measured at 20% to 80% for 3.3/2.5V I/O)	1.0V/ns
Input and Output Timing Reference Levels for 3.3V I/O	1.5V
Input and Output Timing Reference Levels for 2.5V I/O	VDDQ/2
Output Load	See Fig. 1

* The above parameters are also guaranteed at industrial temperature range.



* Including Scope and Jig Capacitance

Fig. 1

AC TIMING CHARACTERISTICS

PARAMETER	SYMBOL	-65		UNIT
		MIN	MAX	
Cycle Time	tCYC	7.5	-	ns
Clock Access Time	tCD	-	6.5	ns
Output Enable to Data Valid	tOE	-	3.5	ns
Clock High to Output Low-Z	tLZC	2.5	-	ns
Output Hold from Clock High	tOH	2.5	-	ns
Output Enable Low to Output Low-Z	tLZOE	0	-	ns
Output Enable High to Output High-Z	tHZOE	-	3.5	ns
Clock High to Output High-Z	tHZC	-	3.8	ns
Clock High Pulse Width	tCH	2.5	-	ns
Clock Low Pulse Width	tCL	2.5	-	ns
Address Setup to Clock High	tAS	1.5	-	ns
$\overline{\text{CKE}}$ Setup to Clock High	tCES	1.5	-	ns
Data Setup to Clock High	tDS	1.5	-	ns
Write Setup to Clock High ($\overline{\text{WE}}$, $\overline{\text{BWx}}$)	tWS	1.5	-	ns
Address Advance Setup to Clock High	tADVS	1.5	-	ns
Chip Select Setup to Clock High	tCSS	1.5	-	ns
Address Hold from Clock High	tAH	0.5	-	ns
$\overline{\text{CKE}}$ Hold from Clock High	tCEH	0.5	-	ns
Data Hold from Clock High	tDH	0.5	-	ns
Write Hold from Clock High ($\overline{\text{WE}}$, $\overline{\text{BWx}}$)	tWH	0.5	-	ns
Address Advance Hold from Clock High	tADVH	0.5	-	ns
Chip Select Hold from Clock High	tCSH	0.5	-	ns
ZZ High to Power Down	tPDS	2	-	cycle
ZZ Low to Power Up	tPUS	2	-	cycle

Notes :

- The above parameters are also guaranteed at industrial temperature range.
- All address inputs must meet the specified setup and hold times for all rising clock(CLK) edges when ADV is sampled low and $\overline{\text{CS}}$ is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
- Chip selects must be valid at each rising edge of CLK(when ADV is Low) to remain enabled.
- A write cycle is defined by $\overline{\text{WE}}$ low having been registered into the device at ADV Low, A Read cycle is defined by $\overline{\text{WE}}$ High with ADV Low, Both cases must meet setup and hold times.
- To avoid bus contention, At a given voltage and temperature tLZC is more than tHZC.
The soecs as shown do not imply bus contention because tLZC is a Min. parameter that is worst case at totally different test conditions (0°C,3.465V) than tHZC, which is a Max. parameter(worst case at 70°C,3.135V)
It is not possible for two SRAMs on the same board to be at such different voltage and temperature.

SLEEP MODE

SLEEP MODE is a low current, power-down mode in which the device is deselected and current is reduced to I_{SB2} . The duration of SLEEP MODE is dictated by the length of time the ZZ is in a High state.

After entering SLEEP MODE, all inputs except ZZ become disabled and all outputs go to High-Z


The ZZ pin is an asynchronous, active high input that causes the device to enter SLEEP MODE.

When the ZZ pin becomes a logic High, I_{SB2} is guaranteed after the time t_{ZZI} is met. Any operation pending when entering SLEEP MODE is not guaranteed to successful complete. Therefore, SLEEP MODE (READ or WRITE) must not be initiated until valid pending operations are completed. Similarly, when exiting SLEEP MODE during t_{PUS} , only a DESELECT or READ cycle should be given while the SRAM is transitioning out of SLEEP MODE.

SLEEP MODE ELECTRICAL CHARACTERISTICS

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS
Current during SLEEP MODE	$ZZ \geq V_{IH}$	I_{SB2}		130	mA
ZZ active to input ignored		t_{PDS}	2		cycle
ZZ inactive to input sampled		t_{PUS}	2		cycle
ZZ active to SLEEP current		t_{ZZI}		2	cycle
ZZ inactive to exit SLEEP current		t_{RZZI}	0		


SLEEP MODE WAVEFORM



www.DataSheet4U.com

□ DON'T CARE

TIMING WAVEFORM OF READ CYCLE




□ Don't Care
▨ Undefined

NOTES : $\overline{\text{WRITE}} = \text{L}$ means $\overline{\text{WE}} = \text{L}$, and $\overline{\text{BWx}} = \text{L}$
 $\overline{\text{CS}} = \text{L}$ means $\overline{\text{CS1}} = \text{L}$, $\overline{\text{CS2}} = \text{H}$ and $\overline{\text{CS2}} = \text{L}$
 $\overline{\text{CS}} = \text{H}$ means $\overline{\text{CS1}} = \text{H}$, or $\overline{\text{CS1}} = \text{L}$ and $\overline{\text{CS2}} = \text{H}$, or $\overline{\text{CS1}} = \text{L}$, and $\overline{\text{CS2}} = \text{L}$

www.DataSheet4U.com

TIMING WAVEFORM OF WRTE CYCLE




□ Don't Care
⊗ Undefined

NOTES: $\overline{\text{WRITE}} = \text{L}$ means $\overline{\text{WE}} = \text{L}$, and $\overline{\text{BWx}} = \text{L}$
 $\overline{\text{CS}} = \text{L}$ means $\overline{\text{CS1}} = \text{L}$, $\overline{\text{CS2}} = \text{H}$ and $\overline{\text{CSz}} = \text{L}$
 $\overline{\text{CS}} = \text{H}$ means $\overline{\text{CS1}} = \text{H}$, or $\overline{\text{CS1}} = \text{L}$ and $\overline{\text{CS2}} = \text{H}$, or $\overline{\text{CS1}} = \text{L}$, and $\overline{\text{CS2}} = \text{L}$

www.DataSheet4U.com

TIMING WAVEFORM OF SINGLE READ/WRITE




□ Don't Care
⊗ Undefined

NOTES: $\overline{WRITE} = L$ means $\overline{WE} = L$, and $\overline{BWx} = L$
 $\overline{CS} = L$ means $\overline{CS1} = L$, $\overline{CS2} = H$ and $\overline{CS2} = L$
 $\overline{CS} = H$ means $\overline{CS1} = H$, or $\overline{CS1} = L$ and $\overline{CS2} = H$, or $\overline{CS1} = L$, and $\overline{CS2} = L$

www.DataSheet4U.com

TIMING WAVEFORM OF CKE OPERATION




□ Don't Care
▨ Undefined

NOTES : WRITE = L means WE = L, and BWx = L
CS = L means CS1 = L, CS2 = H and CS2 = L
CS = H means CS1 = H, or CS1 = L and CS2 = H, or CS1 = L, and CS2 = L

www.DataSheet4U.com

TIMING WAVEFORM OF \overline{CS} OPERATION



□ Don't Care
▣ Undefined

NOTES : $\overline{WRITE} = L$ means $\overline{WE} = L$, and $\overline{BWx} = L$
 $\overline{CS} = L$ means $\overline{CS}_1 = L$, $\overline{CS}_2 = H$ and $\overline{CS}_2 = L$
 $\overline{CS} = H$ means $\overline{CS}_1 = H$, or $\overline{CS}_1 = L$ and $\overline{CS}_2 = H$, or $\overline{CS}_1 = L$, and $\overline{CS}_2 = L$

www.DataSheet4U.com

PACKAGE DIMENSIONS

