Rev. 1.0, Jul. 2010

KA100O015E-BJTT

MCP Specification

4Gb (256M x16) NAND Flash + 4Gb (64M x32 + 64M x32) 2/CS,2CKE DDP Mobile DDR SDRAM

datasheet

SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of Samsung Electronics. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or otherwise.

Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

For updates or additional information about Samsung products, contact your nearest Samsung office.

www.Data All brand names, trademarks and registered trademarks belong to their respective owners.

© 2010 Samsung Electronics Co., Ltd. All rights reserved.



Revision History

Revision No.	History	Draft Date	<u>Remark</u>	Editor
0.0	Initial issue. - 4Gb NAND Flash V-die_ Ver 0.0 - 4Gb DDP Mobile DDR C-die_Ver 0.0	Jun. 10, 2010	Preliminay	H.J.Min
1.0	<common> - Finalized <nand flash="">_Ver 1.1 Revision 1.0v 1. Chapter 2.2 Recommended Operating Conditions revised.</nand></common>	Jul. 28, 2010	Final	J.S.Ahn
	Revision 1.1v 1. Chapter 2.8 Read / Program / Erase Characteristics Parameter reviesed.			
	<mobile ddr="" sdram="">_Ver 1.0</mobile>			

- Corrected errata.

- Revised DC characteristics.



1. FEATURES

<Common>

- Operating Temperature : -25°C ~ 85°C
- Package : 137-ball FBGA Type 10.5 x 13 x 1.2mmt, 0.8mm pitch

<NAND Flash>

- Voltage Supply
- 1.8V Device : 1.7V ~ 1.95V
- Organization
- Memory Cell Array :
- (256M + 8M) x 16bit for 4Gb
- (512M + 16M) x 16bit for 8Gb DDP - Data Register : (2K + 64) x 16bit
- Automatic Program and Erase
- Page Program : (2K + 64)Word
- Block Erase : (128K + 4K)Word
- Page Read Operation
- Page Size : (2K + 64)Word
- Random Read : 60µs(Max.) (TBD)
- Serial Access : 42ns(Min.)
- Fast Write Cycle Time
- Page Program time : $420\mu s(Typ.)$ (TBD)
- Block Erase Time : 3ms(Typ.) (TBD)
- Command/Address/Data Multiplexed I/O Port
- Hardware Data Protection
- Program/Erase Lockout During Power Transitions
- Reliable CMOS Floating-Gate Technology -Endurance : TBD Program/Erase Cycles with 4bit/256Word ECC for x16
- Command Driven Operation
- Unique ID for Copyright Protection

<Mobile DDR>

- VDD/VDDQ = 1.8V/1.8V
- Double-data-rate architecture; two data transfers per clock cycle.
- · Bidirectional data strobe (DQS).
- Four banks operation.
- Differential clock inputs (CK and CK).
- MRS cycle with address key programs.
 - CAS Latency (3)
 - Burst Length (2, 4, 8, 16)
 - Burst Type (Sequential & Interleave)
- EMRS cycle with address key programs.
 - Partial Array Self Refresh (Full, 1/2, 1/4 Array)
 - Output Driver Strength Control (Full, 1/2, 1/4, 1/8, 3/4, 3/8, 5/8, 7/8)
- Internal Temperature Compensated Self Refresh.
- All inputs except data & DM are sampled at the positive going edge of the system clock (CK).
- Data I/O transactions on both edges of data strobe, DM for masking.
- Edge aligned data output, center aligned data input.
- No DLL; CK to DQS is not synchronized.
- DM for write masking only
- Auto refresh duty cycle.
- 7.8us
- Clock stop capability
- 2/CS, 2CKE

Operating Frequency

	DDR400
Speed @CL31)	200MHz

NOTE : 1) CAS Latency

Address configuration

Organization	/CS	CKE	Bank	Row	Column
64Mx32	CS0	CKE0	BA0,BA1	A0 - A13	A0 - A9
64Mx32	CS1	CKE1	BA0,BA1	A0 - A13	A0 - A9

- DM is internally loaded to match DQ and DQS identically.

2. GENERAL DESCRIPTION

The KA1000015E is a Multi Chip Package Memory which combines 4G bit NAND Flash Memory and 4G bit DDP synchronous high data rate Dynamic RAM.

NAND cell provides the most cost-effective solution for the solid state application market. A program operation can be performed in typical 420µs(TBD) on the (2K+64)Word page and an erase operation can be performed in typical 3ms(TBD) on a (128K+4K)Word block. Data in the data register can be read out at 42ns cycle time per Word. The I/O pins serve as the ports for address and data input/output as well as command input. The on-chip write controller automates all program and erase functions including pulse repetition, where required, and internal verification and margining of data. Even the write-intensive systems can take advantage of the device's extended reliability of TBD program/erase cycles by providing ECC(Error Correcting Code) with real time mapping-out algorithm. The device is an optimum solution for large nonvolatile storage applications such as solid state file storage and other portable applications requiring non-volatility.

In 4G bit DDP Mobile DDR, Synchronous design make a device controlled precisely with the use of system clock. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

The KA100O015E is suitable for use in data memory of mobile communication system to reduce not only mount area but also power consumption. This device is available in 137-ball FBGA Type.



3. PIN CONFIGURATION

	1	2	3	4	5	6	7	8	9	10
Α		DNU							DNU	DNU
В	NC	CKE2d	/REn	CLEn	VCCn	/CEn	/WEn	VDDd	VSSd	NC
с	VSSd	A4d	/WPn	ALEn	VSSn	R/Bn	DQ31d	DQ30d	VDDQd	VSSQd
D	VDDd	A5d	A7d	A9d	DQ25d	DQ27d	DQ29d	DQ28d	VSSQd	VDDQd
E	A6d	A8d	CKE1d	DQ18d	DQS3d	DQ22d	DM3d	DQ26d	VDDQd	VSSQd
F	A12d	A11d	/CS2d	DQ17d	DQ19d	DQ24d	DQ23d	DM2d	VSSQd	VDDQd
G	NC	/RASd	DQ15d	DQ16d	DQS1d	DM1d	DQ9d	CKd	VDDQd	VSSQd
н	VDDd	/CASd	DQ20d	DQ21d	DQ13d	DQ12d	DQS2d	/CKd	VSSd	VDDd
J	VSSd	/CS1d	BA0d	DQ14d	DQ11d	DQ10d	DQS0d	DM0d	VSSQd	VDDQd
к	/WEd	BA1d	A10d	A0d	DQ7d	DQ8d	DQ6d	DQ4d	VDDQd	VSSQd
L	A1d	A2d	A3d	DQ0d	DQ1d	DQ2d	DQ3d	DQ5d	VDDQd	VSSQd
м	VDDd	VSSd	A13d	NC	IO3n	IO5n	IO14n	IO7n	VSSQd	VDDQd
N	IO0n	IO1n	IO2n	IO10n	VCCn	IO6n	IO13n	IO15n	VDDQd	VSSQd
Ρ	NC	IO8n	IO9n	lO11n	IO12n	VSSn	IO4n	VDDd	VSSd	NC
R	DNU	DNU							DNU	DNU

137 FBGA: Top View (Ball Down)

NAND
Mobile DRAM
Power
Ground
NC/DNU



4. PIN DESCRIPTION


Pin Name	Pin Function(Mobile DRAM)
CKd,/CKd	Differential System Clock
CKE1d,CKE2d	Clock Enable
/CS1d,/CS2d	Chip Select
/RASd	Row Address Strobe
/CASd	Column Address Strobe
/WEd	Write Enable
A0d ~ A13d	Address Input
BA0d ~ BA1d	Bank Address Input
DM0d ~ DM3d	Input Data Mask
DQS0d ~ DQS3d	Data Strobe
DQ0d ~ DQ31d	Data Input/Output
VDDd	Power Supply
VDDQd	Data Out Power
VSSd	Ground
VSSQd	DQ Ground

Pin Name	Pin Function(NAND Flash)
/CEn	Chip Enable
/REn	Read Enable
/WPn	Write Protection
/WEn	Write Enable
ALEn	Address Latch Enable
CLEn	Command Latch Enable
R/Bn	Ready/Busy Output
IO0n ~ IO15n	Data Input/Output
VCCn	Power Supply
VSSn	Ground

Pin Name	Pin Function
DNU	Do Not Use
NC	No Connection




5. ORDERING INFORMATION






6. FUNCTIONAL BLOCK DIAGRAM





7. PACKAGE DIMENSION






4Gb (256M x16) NAND Flash V-die

www.DataSheet4U.com





[Figure 2] Array Organization

[Table 1] Array address (x8)

	I/O 0	I/O 1	I/O 2	I/O 3	I/O 4	I/O 5	I/O 6	I/O 7	Address
1st Cycle	A0	A1	A2	Аз	A4	A5	A6	A7	Column Address
2nd Cycle	A8	A9	A10	A11	A12	*L	*L	*L	Column Address
3rd Cycle	A13	A14	A15	A16	A17	A18	A19	A20	Row Address
4th Cycle	A21	A22	A23	A24	A25	A26	A27	A28	Row Address
5th Cycle	A29	*A30	*L	*L	*L	*L	*L	*L	Row Address

NOTE: DataSheet4U.co

Column Address : Starting Address of the Register.


* L must be set to "Low".

* The device ignores any additional input of address cycles than required.

* A30 is Row address for 8G DDP.

In case of 4G Mono, A30 must be set to "Low"





[Figure 4] Array Organization

[Table 2] Array address (x16)

	I/O 0	I/O 1	I/O 2	I/O 3	I/O 4	I/O 5	I/O 6	I/O 7	I/O 8~I/O 15	Address	
1st Cycle	A0	A1	A2	Аз	A4	A5	A6	A7	*L	Column Address	<u>]</u>
2nd Cycle	A8	A9	A10	A11	*L	*L	*L	*L	*L	Column Address	Column Address
3rd Cycle	A12	A13	A14	A15	A16	A17	A18	A19	*L	Row Address	x.
4th Cycle	A20s	A21	A22	A23	A24	A25	A26	A27	*L	Row Address	Row Address
5th Cycle	A28	*A29	*L	Row Address							

NOTE: WWW.DataSheet4U.com

Column Address : Starting Address of the Register.

* L must be set to "Low".

* The device ignores any additional input of address cycles than required.

* A29 is Row address for 8G DDP.

In case of 4G Mono, A29 must be set to "Low"



1.0 PRODUCT INTRODUCTION

NAND Flash Memory has addresses multiplexed into 8 I/Os(x16 device case : lower 8 I/Os). This scheme dramatically reduces pin counts and allows system upgrades to future densities by maintaining consistency in system board design. Command, address and data are all written through I/O's by bringing WE to low while CE is low. Those are latched on the rising edge of WE. Command Latch Enable(CLE) and Address Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. Some commands require one bus cycle. For example, Reset Command, Status Read Command, etc require just one cycle bus. Some other commands, like page read and block erase and page program, require two cycles: one cycle for setup and the other cycle for execution. Page Read and Page Program need the same five address cycles following the required command input. In Block Erase operation, however, only the three row address cycles are used. Device operations are selected by writing specific commands into the command register. Table 3 defines the specific commands of the device.

In addition to the enhanced architecture and interface, the device incorporates copy-back program feature from one page to another page without need for transporting the data to and from the external buffer memory. Since the time-consuming serial access and data-input cycles are removed, system performance for solid-state disk application is significantly increased.

[Table 3] Command Sets

Function	1st Cycle	2nd Cycle	Acceptable Command during Busy
Read	00h	30h	
Read ID	90h	-	
Read for Copy Back	00h	35h	
Reset	FFh	-	0
Page Program	80h	10h	
Copy-Back Program	85h	10h	
Block Erase	60h	D0h	
Random Data Input 1)	85h	-	
Random Data Output 1)	05h	E0h	
Read Status	70h	-	0

NOTE :

1) Random Data Input/Output can be executed in a page.

Caution :

Any undefined command inputs are prohibited except for above command set of Table 3.



1.1 ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
	Vcc	-0.6 to + 2.45	
Voltage on any pin relative to VSS	Vin	-0.6 to + 2.45	V
	Vi/o	-0.6 to Vcc + 0.3 (< 2.45V)	
Storage Temperature	Тѕтс	-65 to +100	°C
Short Circuit Current Ios	los	5	mA

NOTE :

1) Minimum DC voltage is -0.6V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <30ns.

Maximum DC voltage on input/output pins is VCC+0.3V which, during transitions, may overshoot to VCC+2.0V for periods <20ns.

2) Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions

as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

1.2 RECOMMENDED OPERATING CONDITIONS

(Voltage reference to GND, TA=-30 to $85^{\circ}C^{1}$)

Parameter	Symbol	Min	Тур.	Мах	Unit
Supply Voltage	Vcc	1.7	1.8	1.95	V
Supply Voltage	Vss	0	0	0	V

NOTE :

1) Data retention is not guaranteed out of Operating condition temerature range(-30 to 85°C).

1.3 DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions otherwise noted.)

	Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Operating			tRC=42ns CE=VIL, IOUT=0mA	-	45	25		
Current	Program	Icc2	-	-	15	25		
	Erase	Icc3	-	-			mA	
Stand by Curror		ISB1	4Gb, CE=VIH, WP=0V/Vcc	-	-	1		
Stand-by Current(TTL)		128.1	8Gb DDP, CE=VIH, WP=0V/Vcc	-	-	2		
Stand-by Current(CMOS)		ISB2	4Gb,CE=Vcc-0.2, WP=0V/Vcc	-	10	50	-	
		1562	8Gb DDP, CE=Vcc-0.2, WP=0V/Vcc	-	20	100		
Input Leakage (Current	ILI	VIN=0 to Vcc(max)	-	-	±10	μA	
Output Leakage	e Current	Ilo	VOUT=0 to Vcc(max)	-	-	±10		
Input High Volta	ige	VIH ⁽¹⁾	-	0.8xVcc	-	Vcc+0.3		
Input Low Voltag	ge, All inputs	VIL ⁽¹⁾	-	-0.3	-	0.2xVcc	V	
Output High Vol	tage Level	Vон	Іон=-100μА	Vcc-0.1	-	-	v	
Output Low Voltage Level		Vol	IoL=100uA	-	-	0.1		
Output Low Cur	rrent(R/B)	IOL(R/B)	Vol=0.1V	3	4	-	mA	

NOTE :

1) VIL can undershoot to -0.4V and VIH can overshoot to VCC +0.4V for durations of 20 ns or less.

2) Typical value is measured at Vcc=1.8V, TA=25°C. Not 100% tested.



1.4 VALID BLOCK

Parameter	Symbol	Min	Тур.	Мах	Unit
4Gb	N∨в	2,008	-	2,048	Blocks
8Gb DDP	N∨в	4,016	-	4,096	Blocks

NOTE :

1) The device may include initial invalid blocks when first shipped. Additional invalid blocks may develop while being used. The number of valid blocks is presented with both cases of invalid blocks considered. Invalid blocks are defined as blocks that contain one or more bad bits. Do not erase or program factory-marked bad blocks. Refer to the attached technical notes for appropriate management of invalid blocks.

2) The 1st block, which is placed on 00h block address, is guaranteed to be a valid block up to 1K program/erase cycles with x8 : 4bit/ 512Byte, x16 : 4bit/256Word ECC. 3) Each mono chip in the device has maximum 40 invalid blocks.

1.5 AC TEST CONDITION

(:TA=0 to 70°C, Vcc=1.7V~1.95V unless otherwise noted)

Parameter	Value
Input Pulse Levels	0V to Vcc
Input Rise and Fall Times	5ns
Input and Output Timing Levels	Vcc/2
Output Load	1 TTL GATE and CL=30pF

1.6 CAPACITANCE (TA=25°C, VCC=1.8V, F=1.0MHz)

Item	Symbol	Test Condition	Min	Мах	Unit
Input/Output Capacitance (Mono)	Cı/o	VIL=0V	-	10	pF
Input Capacitance (Mono)	CIN	VIN=0V	-	10	pF
Input/Output Capacitance (DDP)	Cı/o	VIL=0V	-	20	pF
Input Capacitance (DDP)	CIN	VIN=0V	-	20	pF

NOTE :

Capacitance is periodically sampled and not 100% tested.

1.7 MODE SELECTION

CLE	ALE	CE	WE	RE	WP		Mode	
Н	L	L		Н	х	Read Mode	Command Input	
L	Н	L		Н	х	Tread Mode	Address Input(5clock)	
Н	L	L		Н	Н	Write Mode	Command Input	
L	Н	L		Н	Н		Address Input(5clock)	
L	L	L		Н	Н	Data Input		
L	L	L	Н	_▲	Х		Data Output	
Х	Х	Х	Х	Н	х		During Read(Busy)	
Х	Х	Х	Х	Х	Н		During Program(Busy)	
Х	Х	Х	Х	Х	Н	During Erase(Busy)		
Х	X ⁽¹⁾	Х	Х	Х	L	Write Protect		
Х	Х	Н	Х	Х	0V/Vcc ⁽²⁾	Stand-by		

NOTE :

2) WP should be biased to CMOS high or CMOS low for standby.



1.8 Read / Program / Erase Characteristics

Parameter	Symbol	Min	Тур	Max	Unit
Read Time (Data Transfer from Cell to Register)	tR		-	60	μs
Program Time	tPROG	-	410	930	μS
Number of Partial Program Cycles	Nop	-	-	4	cycles
Block Erase Time	tBERS	-	4.5	16	ms

NOTE :

1) Typical program time is defined as the time within which more than 50% of the whole pages are programmed at 1.8V Vcc and 25°C temperature.

1.9 AC Timing Characteristics for Command / Address / Data Input

Parameter	Symbol	Min	Мах	Unit
CLE Setup Time	tcls ¹⁾	21	-	ns
CLE Hold Time	tclH	5	-	ns
CE Setup Time	tcs 1)	21	-	ns
CE Hold Time	tсн	5	-	ns
WE Pulse Width	twp	21	-	ns
ALE Setup Time	tals 1)	21	-	ns
ALE Hold Time	talh	5	-	ns
Data Setup Time	tDS ¹⁾	20	-	ns
Data Hold Time	tDH	5	-	ns
Write Cycle Time	twc	40	-	ns
WE High Hold Time	twн	10	-	ns
Address to Data Loading Time	tadl ²⁾	100	-	ns

NOTE :

1) The transition of the corresponding control pins must occur only once while $\overline{\text{WE}}$ is held low 2) tADL is the time from the $\overline{\text{WE}}$ rising edge of final address cycle to the $\overline{\text{WE}}$ rising edge of first data cycle



1.10 AC Characteristics for Operation

Parameter	Symbol	Min	Мах	Unit	
ALE to RE Delay	tar	10	-	ns	
CLE to RE Delay	tclr	10	-	ns	
Ready to RE Low	trr	20	-	ns	
RE Pulse Width	tRP	21	-	ns	
WE High to Busy	twв	-	100	ns	
WP Low to WE Low (disable mode)	4	100		22	
WP High to WE Low (enable mode)	tww	100	-	ns	
Read Cycle Time	tRC	42	-	ns	
RE Access Time	trea	-	30	ns	
CE Access Time	tCEA	-	35	ns	
RE High to Output Hi-Z	trнz	-	100	ns	
CE High to Output Hi-Z	tснz	-	30	ns	
CE High to ALE or CLE Don't Care	tCSD	0	-	ns	
RE High to Output Hold	troн	15	-	ns	
CE High to Output Hold	tсон	15	-	ns	
RE High Hold Time	treh	10	-	ns	
Output Hi-Z to RE Low	tir	0	-	ns	
RE High to WE Low	trhw	100	-	ns	
WE High to RE Low	twhr	60	-	ns	
Device Resetting Time(Read/Program/Erase)	trst	-	10/20/150(1)	μs	

NOTE : 1) If reset command(FFh) is written at Ready state, the device goes into Busy for maximum 5µs.




2.0 NAND FLASH TECHNICAL NOTES

2.1 Initial Invalid Block(s)

Initial invalid blocks are defined as blocks that contain one or more initial invalid bits whose reliability is not guaranteed by Samsung. The information regarding the initial invalid block(s) is called "initial invalid block information". Devices with initial invalid block(s) have the same quality level as devices with all valid blocks and have the same AC and DC characteristics. An initial invalid block(s) does not affect the performance of valid block(s) because it is isolated from the bit line and the common source line by a select transistor. The system design must be able to mask out the initial invalid block(s) via address mapping. The 1st block, which is placed on 00h block address, is guaranteed to be a valid block up to 1K program/erase cycles with x8:4bit/ 512Byte, x16:4bit/256Word ECC.

2.2 Identifying Initial Invalid Block(s)

All device locations are erased(FFh) except locations where the initial invalid block(s) information is written prior to shipping. The initial invalid block(s) status is defined by the 1st byte(1st word) in the spare area. Samsung makes sure that Both of 1st and 2nd page of every initial invalid block has all 0h data at the column address of 4096(x16:2048). Since the initial invalid block information is also erasable in most cases, it is impossible to recover the information once it has been erased. Therefore, the system must be able to recognize the initial invalid block(s) based on the original initial invalid block information and create the initial invalid block table via the following suggested flow chart(Figure 5). Any intentional erasure of the original initial invalid block information is prohibited.



www.DataSheet4U.com

[Figure 5] Flow chart to create initial invalid block table



NAND Flash Technical Notes (Continued)

2.3 Error in write or read operation

Within its life time, additional invalid blocks may develop with NAND Flash memory. Refer to the qualification report for the actual data. Block replacement should be done upon erase or program error.

Failure Mode		Detection and Countermeasure sequence
Write	Erase Failure	Status Read after Erase> Block Replacement
wille	Program Failure	Status Read after Program> Block Replacement
Read	Up to Four Bit-Failure	Verify ECC -> ECC Correction


ECC

: Error Correcting Code --> RS Code or BCH Code etc. Example) 4bit correction & 512-byte

NOTE :

A repetitive page read operation on the same block without erase may cause bit errors, which could be accumulated over time and exceed the coverage of ECC. Software scheme such as caching into RAM is recommended.

Program Flow Chart




www.DataSheet4U.com


(*) : If program operation results in an error, map out the block including the page in error and copy the target data to another block.



Rev. 1.0 MCP Memory

NAND Flash Technical Notes (Continued)






Read Flow Chart

* : If erase operation results in an error, map out the failing block and replace it with another block.

Block Replacement



* Step1

When an error happens in the nth page of the Block 'A' during erase or program $% \left({{{\mathbf{F}}_{\mathbf{r}}}^{2}}\right) = \left({{\mathbf{F}}_{\mathbf{r}}^{2}}\right) = \left({{\mathbf{F}}_{\mathbf{r}}$

* Step2 Copy the data in the 1st ~ (n-1)th page to the same location of another free block. (Block 'B')

* Step3

Then, copy the nth page data of the Block 'A' in the buffer memory to the nth page of the Block 'B'. * Step4


Do not erase or program to Block 'A' by creating an 'invalid block' table or other appropriate scheme.



NAND Flash Technical Notes (Continued)

2.4 Addressing for program operation


Within a block, the pages must be programmed consecutively from the LSB(least significant bit) page of the block to the MSB(most significant bit) pages of the block. Random page address programming is prohibited. In this case, the definition of LSB page is the LSB among the pages to be programmed. Therefore, LSB doesn't need to be page 0.





2.5 System Interface Using CE don't-care.

For an easier system interface, \overline{CE} may be inactive during the data-loading or serial access as shown below. The internal 4,224byte data registers are utilized as separate buffers for this operation and the system design gets more flexible. In addition, for voice or audio applications which use slow cycle time on the order of μ -seconds, de-activating \overline{CE} during the data-loading and serial access would provide significant savings in power consumption.






NOTE :

Device	I/O	DATA	ADDRESS				
Device	l/Ox	Data In/Out	Col. Add1	Col. Add2	Row Add1	Row Add2	Row Add3
4Gb(x8)	I/O 0 ~ I/O 7	~4,224byte	A0~A7	A8~A12	A13~A20	A21~A28	A29
8Gb DDP(x8)	I/O 0 ~ I/O 7	~4,224byte	A0~A7	A8~A12	A13~A20	A21~A28	A29~A30
4Gb(x16)	I/O 0 ~ I/O 15	~2,112Word	A0~A7	A8~A11	A12~A19	A20~A27	A28
8Gb DDP(x16)	I/O 0 ~ I/O 15	~2,112Word	A0~A7	A8~A11	A12~A19	A20~A27	A28~A29




3.0 TIMING DIAGRAMS






3.2 Address Latch Cycle




www.DataSheet4U.com



3.3 Input Data Latch Cycle



3.4 * Serial Access Cycle after Read (CLE=L, WE=H, ALE=L)




NOTE :

Transition is measured at $\pm 200 \text{mV}$ from steady state voltage with load. This parameter is sampled and not 100% tested.


www.DataSheet4U.com



3.5 Status Read Cycle




3.6 Read Operation



www.DataSheet4U.com




3.7 Read Operation (Intercepted by $\overline{\text{CE}}$)






3.8 Random Data Output In a Page





3.9 Page Program Operation




NOTE :

tADL is the time from the WE rising edge of final address cycle to the WE rising edge of first data cycle.




3.10 Page Program Operation with Random Data Input



NOTE : 1) tADL is the time from the <u>WE</u> rising edge of final address cycle to the <u>WE</u> rising edge of first data cycle.




3.11 Copy-Back Program Operation with Random Data Input





MCP Memory


3.12 Block Erase Operation



www.DataSheet4U.com



3.13 Read ID Operation



Device	Device Code (2nd Cycle)	3rd Cycle	4th Cycle	5th Cycle
4Gb(x8)	ACh	00h	26h	56h
8Gb DDP(x8)	A3h	01h	26h	5Ah
4Gb(x16)	BCh	00h	66h	56h
8Gb DDP(x16)	B3h	01h	66h	5Ah

3.13.1 ID Definition Table

90 ID : Access command = 90H

	Description
1 st Byte	Maker Code
2 nd Byte	Device Code
3 rd Byte	Internal Chip Number
4 th Byte	Page Size, Block Size,Redundant Area Size, Organization
5 th Byte	Plane Number, Plane Size, ECC Level



3rd ID Data

ITEM	Description	I/O #								
		7	6	5	4	3	2	1	0	
Internal Chip Number	1 2 4 8							0 0 1 1	0 1 0 1	
Cell Type	2 Level Cell 4 Level Cell 8 Level Cell 16 Level Cell					0 0 1 1	0 1 0 1			
Number of Simultaneously Programmed Pages	1 2 4 8			0 0 1 1	0 1 0 1					
Interleave Program Between Multii-Chips	Not supported supported		0 1							
Cache Program	Not supported supported	0 1								

4th ID Data

ITEM	Description	I/O #								
		7	6	5	4	3	2	1	0	
Page Size (without Redundant Area)	1KB 2KB 4KB 8KB							0 0 1 1	0 1 0 1	
Block Size (without Redundant Area)	64KB 128KB 256KB 512KB			0 0 1 1	0 1 0 1					
Redundant Area Size (Byte/512byte)	8 16 Reserved Reserved					0 0 1 1	0 1 0 1			
Organization	X8 X16		0 1							
Reserved		0 or 1								

5th ID Data

ITEM	Description	I/O #								
		7	6	5	4	3	2	1	0	
ECC level	1bit ECC/512Byte 2bit ECC/512Byte 4bit ECC/512Byte Reserved							0 0 1 1	0 1 0 1	
Plane Number	1 2 4 8					0 0 1 1	0 1 0 1			
www.DataSheet4U.com Plane Size (without Redundant Area)	64KB 128KB 256KB 512KB 1Gb 2Gb 4Gb 8Gb		0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1					
Reseved	Reserved	0								




Rev. 1.0 MCP Memory

4.0 DEVICE OPERATION

4.1 PAGE READ

Page read is initiated by writing 00h-30h to the command register along with five address cycles. After initial power up, 00h command is latched. Therefore only five address cycles and 30h command initiates that operation after initial power up. The 4,224 bytes(2,112 Wrods) of data within the selected page are transferred to the data registers in $60\mu s(t_R)$ typically. The system controller can detect the completion of this data transfer(tR) by analyzing the output of R/B pin. Once the data in a page is loaded into the data registers, they may be read out in 42ns cycle time by sequentially pulsing RE. The repetitive high to low transitions of the RE clock make the device output the data starting from the selected column address up to the last column address. The device may output random data in a page instead of the consecutive sequential data by writing random data output command. The column address of next data, which is going to be out, may be changed to the address which follows random data output command. Random data output can be operated multiple times regardless of how many times it is done in a page.






4.2 PAGE PROGRAM

The device is programmed basically on a page basis, but it does allow multiple partial page programming of a byte(a word) or consecutive byte up to 4,224 Bytes(2,112 Words), in a single page program cycle. The number of consecutive partial page programming operation within the same page without an intervening erase operation must not exceed 4 times for a single page. The addressing should be done in sequential order in a block. A page program cycle consists of a serial data loading period in which up to 4,224 Bytes(2,112 Words) of data may be loaded into the data register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate cell.

The serial data loading period begins by inputting the Serial Data Input command(80h), followed by the five cycle address inputs and then serial data loading. The bytes(words) other than those to be programmed do not need to be loaded. The device supports random data input in a page. The column address for the next data, which will be entered, may be changed to the address which follows random data input command(85h). Random data input may be operated multiple times regardless of how many times it is done in a page.

The Page Program confirm command(10h) initiates the programming process. Writing 10h alone without previously entering the serial data will not initiate the programming process. The internal write state controller automatically executes the algorithms and timings necessary for program and verify, thereby freeing the system controller for other tasks. Once the program process starts, the Read Status Register command may be entered to read the status register. The system controller can detect the completion of a program cycle by monitoring the R/B output, or the Status bit(I/O 6) of the Status Register. Only the Read Status command and Reset command are valid while programming is in progress. When the Page Program is complete, the Write Status Bit(I/O 0) may be checked(Figure 9). The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in Read Status command mode until another valid command is written to the command register.



[Figure 10] Random Data Input In a Page




datasheet

4.3 COPY-BACK PROGRAM

Copy-Back program with Read for Copy-Back is configured to quickly and efficiently rewrite data stored in one page without data re-loading when the bit error is not in data stored. Since the time-consuming re-loading cycles are removed, the system performance is improved. The benefit is especially obvious when a portion of a block is updated and the rest of the block also needs to be copied to the newly assigned free block. Copy-Back operation is a sequential execution of Read for Copy-Back and of copy-back program with the destination page address. A read operation with "35h" command and the address of the source page moves the whole 4,224 Bytes(2,112 Words) data into the internal data buffer. A bit error is checked by sequential reading the data output. In the case where there is no bit error, the data do not need to be reloaded. Therefore Copy-Back program operation is initiated by issuing Page-Copy Data-Input command (85h) with destination page address. Actual programming operation begins after Program Confirm command (10h) is issued. Once the program process starts, the Read Status Register command (70h) may be entered to read the status register. The system controller can detect the completion of a program cycle by monitoring the R/B output, or the Status bit(I/O 6) of the Status Register. When the Copy-Back Program is complete, the Write Status Bit(I/O 0) may be checked(Figure 11 & Figure 12). The command register remains in Read Status command mode until another valid command is written to the command register.


During copy-back program, data modification is possible using random data input command (85h) as shown in Figure 12.



[Figure 11] Page Copy-Back Program Operation

NOTE :

1) Copy-Back Program operation is allowed only within the same memory plane.




[Figure 12] Page Copy-Back Program Operation with Random Data Input



4.4 BLOCK ERASE

The Erase operation is done on a block basis. Block address loading is accomplished in three cycles initiated by an Erase Setup command(60h). Only Block address is valid while page address is ignored. The Erase Confirm command(D0h) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions.

At the rising edge of $\overline{\text{WE}}$ after the erase confirm command input, the internal write controller handles erase and erase-verify. When the erase operation is completed, the Write Status Bit(I/O 0) may be checked. Figure 13 details the sequence.



[Figure 13] Block Erase Operation

4.5 READ STATUS

[Table 4] Status Register Definition for 70h Command

The device contains a Status Register which may be read to find out whether program or erase operation is completed, and whether the program or erase operation is completed successfully. After writing 70h command to the command register, a read cycle outputs the content of the Status Register to the I/ O pins on the falling edge of \overline{CE} or \overline{RE} , whichever occurs last. This two line control allows the system to poll the progress of each device in multiple memory connections even when R/B pins are common-wired. \overline{RE} or \overline{CE} does not need to be toggled for updated status. Refer to Table 4 for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, the read command(00h) should be given before starting read cycles.


I/O	Page Program	Block Erase	Read	Def	inition	
I/O 0	Pass/Fail	Pass/Fail	Not Use	Pass : "0"	Fail : "1"	
I/O 1	Not use	Not use	Not use	Don't -cared		
I/O 2	Not use	Not use	Not use	Don't -cared		
I/O 3	Not Use	Not Use	Not use	Don't -cared		
I/O 4	Not Use	Not Use	Not Use	Don't -cared		
I/O 5	Not Use	Not Use	Not Use	Don't -cared		
I/O 6	Ready/Busy	Ready/Busy	Ready/Busy	Busy : "0"	Ready : "1"	
I/O 7	Write Protect	Write Protect	Write Protect	Protected : "0"	Not Protected : "1"	

NOTE : 1) I/Os defined 'Not use' are recommended to be masked out when Read Status is being executed.



4.6 Read ID

The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h. Five read cycles sequentially output the manufacturer code(ECh), and the device code and 3rd, 4th, 5th cycle ID respectively. The command register remains in Read ID mode until further commands are issued to it. Figure 14 shows the operation sequence.




[Figure 14] Read ID Operation

Device	Device Code (2nd Cycle)	3rd Cycle	4th Cycle	5th Cycle
4Gb(x8)	ACh	00h	26h	56h
8Gb DDP(x8)	A3h	01h	26h	5Ah
4Gb(x16)	BCh	00h	66h	56h
8Gb DDP(x16)	B3h	01h	66h	5Ah

4.7 RESET

The device offers a reset feature, executed by writing FFh to the command register. When the device is in Busy state during random read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data will <u>be</u> partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value C0h when \overline{WP} is high. If the device is already in reset state a new reset command will be accepted by the command register. The R/B pin changes to low for tRST after the Reset command is written. Refer to Figure 15 below.



[Figure 15] RESET Operation


[Table 5] Device Status

	After Power-up	After Reset
Operation mode Mode	00h Command is latched	Waiting for next command



4.8 READY/BUSY

The device has a R/B output that provides a hardware method of indicating the completion of a page program, erase and random read completion. The R/B pin is normally high but transitions to low after program or erase command is written to the command register or random read is started after address loading. It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more R/B outputs to be Or-tied. Because pull-up resistor value is related to tr(R/B) and current drain during busy(ibusy), an appropriate value can be obtained with the following reference chart(Fig.17). Its value can be determined by the following guidance.



where I_L is the sum of the input currents of all devices tied to the R/\overline{B} pin. Rp(max) is determined by maximum permissible limit of tr




datasheet

MCP Memory

5.0 DATA PROTECTION & POWER UP SEQUENCE

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever Vcc is below about 1.1V. \overline{WP} pin provides hardware protection and is recommended to be kept at V_{IL} during power-up and power-down. A recovery time of minimum 1ms is required before internal circuit gets ready for any command sequences as shown in Figure 17. The two step command sequence for program/erase provides additional software protection.



[Figure 17] AC Waveforms for Power Transition


www.DataSheet4U.com



SAMSUNG ELECTRONICS

5.1 WP AC TIMING GUIDE

Enabling \overline{WP} during erase and program busy is prohibited. The erase and program operations are enabled and disabled as follows:






2Gb (64M x32) Mobile DDR SDRAM C-die

www.DataSheet4U.com



SAMSUNG ELECTRONICS

1.0 FUNCTIONAL DESCRIPTION



www.DataSheet4U.com


Figure 1. State diagram



Rev. 1.0 MCP Memory

2.0 MODE REGISTER DEFINITION 2.1 Mode Register Set (MRS)

The mode register is designed to support the various operating modes of Mobile DDR SDRAM. It includes Cas latency, addressing mode, burst length, test mode and vendor specific options to make Mobile DDR SDRAM useful for variety of applications. The mode register is written by asserting low on CS, RAS, CAS and WE (The Mobile DDR SDRAM should be in active mode with CKE already high prior to writing into the mode register). The states of address pins A0 ~ A13 and BA0, BA1 in the same cycle as CS, RAS, CAS and WE going low are written in the mode register. Two clock cycles are required to complete the write operation in the mode register. Even if the power-up sequence is finished and some read or write operation is executed afterward, the mode register contents can be changed with the same command and two clock cycles. This command must be issued only when all banks are in the idle state. The mode register is divided into various fields depending on functionality. The burst length uses A0 ~ A2, addressing mode uses A3, Cas latency (read latency from column address) uses A4 ~ A6, A7 ~ A13 is used for test mode. BA0 and BA1 must be set to low for proper MRS operation



NOTE

1) RFU (Reserved for future use) should stay "0" during MRS cycle



[Table 1] Burst address ordering for burst length

Burst Length	Starting Address (A3, A2, A1, A0)	Sequential Mode	Interleave Mode
2	xxx0	0, 1	0, 1
2	xxx1	1, 0	1, 0
	xx00	0, 1, 2, 3	0, 1, 2, 3
4	xx01	1, 2, 3, 0	1, 0, 3, 2
4	xx10	2, 3, 0, 1	2, 3, 0, 1
	xx11	3, 0, 1, 2	3, 2, 1, 0
	x000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	x001	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	x010	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
8	x011	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
0	x100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	x101	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	x110	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	x111	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0
	0000	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15
	0001	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15, 0	1, 0, 3, 2, 5, 4, 7, 6, 9, 8, 11,10,13,12,15,14
	0010	2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15, 0, 1	2, 3, 0, 1, 6, 7, 4, 5,10,11, 8, 9, 14,15,12,13
	0011	3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4,11,10, 9, 8, 15,14,13,12
	0100	4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3,12,13,14,15, 8, 9, 10,11
	0101	5, 6, 7,8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2,13,12,15,14, 9, 8,11,10
	0110	6, 7, 8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1,14,15,12,13,10,11, 8, 9
16	0111	7, 8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0, 15,14,13,12,11,10, 9, 8
10	1000	8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3, 4, 5, 6, 7	8, 9,10,11,12,13,14,15, 0, 1, 2, 3, 4, 5, 6, 7
	1001	9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3, 4, 5, 6, 7, 8	9, 8, 11,10,13,12,15,14,1, 0, 3, 2, 5, 4, 7, 6
	1010	10, 11, 12, 13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9	10,11, 8, 9, 14,15,12,13, 2, 3, 0, 1, 6, 7, 4, 5
	1011	11, 12, 13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10	11,10, 9, 8, 15,14,13,12, 3, 2, 1, 0, 7, 6, 5, 4
	1100	12, 13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	12,13,14,15, 8, 9, 10,11, 4, 5, 6, 7, 0, 1, 2, 3
	1101	13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11,12	13,12,15,14, 9, 8,11,10, 5, 4, 7, 6, 1, 0, 3, 2
	1110	14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13	14,15,12,13,10,11, 8, 9, 6, 7, 4, 5, 2, 3, 0, 1
	1111	15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14	15,14,13,12,11,10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0



2.2 Extended Mode Register Set (EMRS)

The extended mode register is designed to support for the desired operating modes of DDR SDRAM. The extended mode register is written by asserting low on CS, RAS, CAS, WE and high on BA1, low on BA0(The Mobile DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register). The state of address pins A0 ~ A13 in the same cycle as CS, RAS, CAS and WE going low is written in the extended mode register. Two clock cycles are required to complete the write operation in the extended mode register. Even if the power-up sequence is finished and some read or write operations is executed afterward, the mode register contents can be changed with the same command and two clock cycles. But this command must be issued only when all banks are in the idle state. A0 - A2 are used for partial array self refresh and A5 - A7 are used for driver strength control. "High" on BA1 and "Low" on BA0 are used for EMRS. All the other address pins except A0,A1,A2,A5,A6,A7, BA1, BA0 must be set to low for proper EMRS operation. Refer to the table for specific codes.




Figure 3. Extended Mode Register Set

			↓ ↓			↓ ↓			
		I	DS		PASR				
A 7	A6	A 5	Driver Strength	A 2	A 1	A0	Refreshed Area		
0	0	0	Full	0	0	0	Full Array		
0	0	1	1/2	0	0	1	1/2 Array		
0	1	0	1/4	0	1	0	1/4 Array		
0	1	1	1/8	0	1	1	Reserved		
1	0	0	3/4	1	0	0	Reserved		
1	0	1	3/8	1	0	1	Reserved		
1	1	0	5/8	1	1	0	Reserved		
1	1	1	7/8	1	1	1	Reserved		

NOTE :

1) RFU (Reserved for future use) should stay "0" during EMRS cycle



Rev. 1.0

2.3 Internal Temperature Compensated Self Refresh (TCSR)

1. In order to save power consumption, this Mobile DRAM includes the internal temperature sensor and control units to control the self refresh cycle automatically according to the real device temperature.

2. TCSR ranges for IDD6 shown in the table are only examples.

3. If the EMRS for external TCSR is issued by the controller, this EMRS code for TCSR is ignored.

		Unit		
Temperature Range	Full Array	1/2 Array	1/4 Array	
85 °C	1700	1400	1200	uA
45 °C	400	270	200	u A

NOTE :

1) IDD6 85°C are guaranteed, IDD6 45°C are typical value.

2.4 Partial Array Self Refresh (PASR)

1. In order to save power consumption, Mobile DDR SDRAM includes PASR option.

2. Mobile DDR SDRAM supports three kinds of PASR in self refresh mode; Full array, 1/2 Array, 1/4 Array.

BA1=0 BA0=0 BA0=1 BA0=1	BA1=0 BA0=0	BA1=0 BA0=1	BA1=0 BA0=0	BA1=0 BA0=1
BA1=1 BA1=1 BA0=0 BA0=1	BA1=1 BA0=0	BA1=1 BA0=1	BA1=1 BA0=0	BA1=1 BA0=1
- Full Array	- 1/2 A	rray	- 1/4 A	rray

Figure 4. EMRS code and TCSR, PASR

www.DataSheet4U.com



Partial Self Refresh Area

3.0 ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to VSS	V _{IN} , V _{OUT}	- 0.5 ~ 2.7	V
Voltage on VDD supply relative to VSS	VDD	- 0.5 ~ 2.7	V
Voltage on VDDQ supply relative to VSS	VDDQ	- 0.5 ~ 2.7	V
Storage temperature	T _{STG}	- 55 ~ + 150	°C
Power dissipation	P _D	1.0	W
Short circuit current	I _{OS}	50	mA

NOTE :

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.
 Functional operation should be restricted to recommend operation condition.

3) Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

4.0 DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to VSS=0V, T_C = -25°C to 85°C)

Parameter		Symbol	Min	Max	Unit	Note
Supply voltage (for device with a nominal VDD of 1.8	SV)	VDD	1.7	1.95	V	1
I/O Supply voltage		VDDQ	1.7	1.95	V	1
Input logic high voltage	Address	V _{IH} (DC)	0.8 x VDDQ	VDDQ + 0.3	V	2
input logic high voltage	Data	VIH(DO)	0.7 x VDDQ	VDDQ + 0.3	V	2
Input logic low voltage	Address	V _{II} (DC)	-0.3	0.2 x VDDQ	V	2
input logic low voltage	Data		-0.3	0.3 x VDDQ	V	2
Output logic high voltage		V _{OH} (DC)	0.9 x VDDQ	-	V	I _{OH} = - 0.1mA
Output logic low voltage		V _{OL} (DC)	-	0.1 x VDDQ	V	I _{OL} = 0.1mA
Input leakage current		Ι _Ι	-2	2	uA	3
Output leakage current		I _{OZ}	-5	5	uA	

NOTE :

Under all conditions, VDDQ must be less than or equal to VDD.
 These parameters should be tested at the pin on actual components and may be checked at either the pin or the pad in simulation.

3) Any input $0V \le VIN \le VDDQ$

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with tri-state outputs.



5.0 DC CHARACTERISTICS

Recommended operating conditions (Voltage referenced to Vss = 0V, Tc = -25 to 85°C)

Parameter	Symbol	Test Condition	DDR400	Unit	Note		
Operating Current (One Bank Active)	IDD0	tRC=tRCmin; tCK=tCKmin; CKE is HIGH; $\overline{\text{CS}}$ is HIGH address inputs are SWITCHING; data bus inputs are S	70	mA			
Precharge Standby Current	IDD2P	all banks idle, CKE is LOW; \overline{CS} is HIGH, tCK = tCKmin address and control inputs are SWITCHING; data bus	,		1.0	mA mA mA mA mA mA	
in power-down mode	IDD2PS				70 mA 1.0 mA 1.00 mA		
Precharge Standby Current	IDD2N				8	m (
in non power-down mode	y Current modeaddress and control inputs are SWITCHING; data bus inputs are STABLEmodeIDD2PSall banks idle, CKE is LOW; \overline{CS} is HIGH, CK = LOW, \overline{CK} = HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE1.0y Current vn modeIDD2Nall banks idle, CKE is HIGH; \overline{CS} is HIGH, tCK = LOW, \overline{CK} = HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE8y Current vn modeIDD2Nsall banks idle, CKE is HIGH; \overline{CS} is HIGH, CK = LOW, \overline{CK} = HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE4Current modeIDD3Psone bank active, CKE is LOW; \overline{CS} is HIGH, tCK = tCKmin; address and control inputs are SWITCHING; data bus inputs are STABLE6Current modeiDD3Psone bank active, CKE is LOW; \overline{CS} is HIGH, CK = LOW, \overline{CK} = HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE5Current modeiDD3Psone bank active, CKE is LOW; \overline{CS} is HIGH, CK = tCKmin; address and control inputs are SWITCHING; data bus inputs are STABLE5Current wn modeiDD3Nsone bank active, CKE is HIGH; \overline{CS} is HIGH, tCK = tCKmin; address and control inputs are SWITCHING; data bus inputs are STABLE15Current wn modeiDD3Nsone bank active, CKE is HIGH; \overline{CS} is HIGH, CK = LOW, \overline{CK} = HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE15Current wn modeiDD3Nsone bank active, CKE is HIGH; \overline{CS} is HIGH, CK = LOW, \overline{CK} = HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE10rent 	4	mA				
Active Standby Current	IDD3P		,		6	m A	
in power-down mode	IDD3PS		5	mA			
Active Standby Current	IDD3N		15				
in non power-down mode (One Bank Active)	IDD3NS		, ,		5 mA 15 mA 10 mA 100 mA		
Operating Current	IDD4R		100	m (
(Burst Mode)	IDD4W	· · · · ·	,		80		
Refresh Current	IDD5	$tRC \ge tRFC$; tCK = tCKmin; burst refresh; CKE is HIGH address and control inputs are SWITCHING; data bus			160	mA	1
			TCSR Rar	nge	Values		
			Full Array	85°C	1700		
		CKE is LOW; t CK = t CKmin;		45°C	400	uл	
Self Refresh Current	IDD6	Extended Mode Register set to all 0's; address and control inputs are STABLE;	1/2 Array	85°C	1400	υA	5
		data bus inputs are STABLE		45°C	270		
			1/4 Array	85°C	1200	uA	
				45°C	200		

NOTE :

1) IDD5 is measured in the below test condition.

Density	128Mb	256Mb	512Mb	1Gb	2Gb	Unit
t _{RFC}	80	80	110	140	140	ns

2) IDD specifications are tested after the device is properly initialized.

3) Input slew rate is 1V/ns.

4) Definitions for IDD: LOW is defined as V $_{IN} \leq 0.1 * VDDQ$;

HIGH is defined as V $\bowtie \geq$ 0.9 * VDDQ;

STABLE is defined as inputs stable at a HIGH or LOW level;

SWITCHING is defined as: - address and command: inputs changing between HIGH and LOW once per two clock cycles;

- data bus inputs: DQ changing between HIGH and LOW once per clock cycle; DM and DQS are STABLE.

5) IDD6 85°C are guaranteed, IDD6 45°C are typical value.



6.0 AC OPERATING CONDITIONS & TIMMING SPECIFICATION

Parameter/Condition	Symbol	Min	Мах	Unit	Note
Input High (Logic 1) Voltage, all inputs	V _{IH} (AC)	0.8 x VDDQ	VDDQ + 0.3	V	1
Input Low (Logic 0) Voltage, all inputs	V _{IL} (AC)	-0.3	0.2 x VDDQ	V	1
Input Crossing Point Voltage, CK and \overline{CK} inputs	V _{IX} (AC)	0.4 x VDDQ	0.6 x VDDQ	V	2

NOTE :

1) These parameters should be tested at the pin on actual components and may be checked at either the pin or the pad in simulation. 2) The value of V_{IX} is expected to equal 0.5*VDDQ of the transmitting device and must track variations in the DC level of the same.



7.0 AC TIMMING PARAMETERS & SPECIFICATIONS

$ \begin{array}{ c c c c c } \begin{tabular}{ c c c c c } \hline c c c c c c c c c c c c c c c c c c $		Parameter		DD	R400		
Rew cycle time Iac 55 ns Rew active time IteAS 40 70.000 ns RAS to CAS delay IteAS 40 70.000 ns Rew active time IteAS 40 70.000 ns Rew precharge time IteAS 15 ns Image: Cast and the set of the se	Parameter		Symbol	Min	Max	Unit	Note
Rev active time IRAS 40 70,000 ns RAS to CAS delay Irco 15 ns ns Row precharge time t_{RP} 15 ns ns Row precharge time t_{RP} 15 ns ns Write recovery time t_{RP} 10 ns Cost address to exactive delay t_{RP} 12 ns Last data in to Read command t_{CLR} 2 10K Cost king hevel width t_{CLG} 0.45 0.55 10K Clock low level width t_{CL} 0.45 0.55 10K O2 Output data access time from CK / \overline{CK} CL=3 t_{hOSR} 2 5 ns Data strobe edge to output data edge t_{hOSR} 0.4 0.6 10K CK to valid DGS-in CL=3 t_{hOSR} 0.25 11.1 10CK DaS-in hold time CL=3 t_{hOSR} 0.7 1.25 10.5	Clock cycle time	CL=3	t _{CK}	5		ns	1,2
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Row cycle time		t _{RC}	55		ns	
Refer to prove the set of	Row active time		t _{RAS}	40	70,000	ns	
Row active to Row active delay I_{RRD} 10nsWrite recovery time I_{WR} 12nsLast data in to Active delay I_{DAL} 3Last data in to Read command I_{COLR} 2 ICK Col. address to Col. address delay I_{COLR} 2 ICK Clock high level width I_{CH} 0.455 0.55 ICK Clock low level width I_{CH} 0.455 0.55 ICK DQ Output data access time from CK / \overline{CK} $CL=3$ I_{AC} 25nsDQ Output data access time from CK / \overline{CK} $CL=3$ I_{DOSCA} 0.44 nsRead Preamble $CL=3$ I_{RPRE} 0.9 1.1 ICK Read Preamble $CL=3$ I_{RPRE} 0.9 1.1 ICK CK to valid DQS-in I_{CL} I_{VRREB} 0.4 0.6 ICK DQS-in bulk time I_{VRREB} 0.25 ICK ICK DQS-in high level width I_{OOSL} 0.4 0.6 ICK DQS-in bulk time I_{VRREB} 0.2 ICK ICK DQS-in high level width I_{OSS} 0.2 ICK ICK DQS-in high level width I_{OSS} 0.2 ICK ICK DQS-in bulk time I_{SS} 0.2 ICK ICK DQS-in bulk time I_{SS} 0.2 ICK ICK DQS-in bulk time I_{SS} 0.9 1.1 ICK DQS-in bulk time I_{SS	RAS to CAS delay		t _{RCD}	15		ns	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Row precharge time		t _{RP}	15		ns	
Last data in to Active delay-3Last data in to Active delay I_{DAL} 3Last data in to Active delay I_{CDLR} 2 ICK -Col. address delay I_{COL} 0.45 0.55 ICK -Clock high level width I_{CH} 0.45 0.55 ICK -DQ output data access time from CK / \overline{CK} $CL=3$ I_{AC} 25ns4DQS Output data access time from CK / \overline{CK} $CL=3$ I_{DQSCK} 25ns-Data stobe edge to output data edge I_{DQSC} 0.4nsRead PreambleCL=3 I_{RPRE} 0.91.1 ICK <td>Row active to Row active delay</td> <td></td> <td>t_{RRD}</td> <td>10</td> <td></td> <td>ns</td> <td></td>	Row active to Row active delay		t _{RRD}	10		ns	
Last data in to Read command Unck 2 UCK Col. address to Col. address delay t_{CDLR} 2 UCK Clock high level width t_{CH} 0.45 0.55 UCK Clock high level width t_{CL} 0.45 0.55 UCK Clock high level width t_{CL} 0.45 0.55 UCK DQ Output data access time from CK / \overline{CK} CL=3 t_{AC} 2 5 ns DQS Output data access time from CK / \overline{CK} CL=3 t_{ACRE} 0.9 1.1 tCK Read Preamble CL=3 t_{BRRE} 0.9 1.1 tCK Read Postamble CL=3 t_{BRRE} 0.9 1.1 tCK DQS-in loyit hevel width Locss 0.75 1.25 tCK DQS-in hold time LwPREs 0 ns 5 DQS-in hold time LwPREs 0.4 0.6 tCK DQS-in hold time from CK LwPREs 0.2 tCK DQS-in loyit hevel width Locss <	Write recovery time		t _{WR}	12		ns	
Col. address delay total total Col. address delay total total Col. address delay total Col. address to Col. address delay total Col. address delay total Col. address delay total Col. address delay totA Col. address delay totA Colspan="2">Colspan="2"Colspan="2">Colspan="2"C	Last data in to Active delay		t _{DAL}	-		-	3
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Last data in to Read command		t _{CDLR}	2		tCK	
$\begin{array}{c c c c c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Col. address to Col. address delay		t _{CCD}	1		tCK	
$ \begin{array}{ c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Clock high level width		t _{CH}	0.45	0.55	tCK	
$\begin{array}{c c c c c c c } DQS \mbox{ Output data access time from CK / \overline{CK} & CL=3 & t_{DQSCK} & 2 & 5 & ns \\ \hline Data strobe edge to output data edge & t_{DQSQ} & 0.4 & ns \\ \hline Data strobe edge to output data edge & CL=3 & t_{RPRE} & 0.9 & 1.1 & tCK \\ \hline Read Preamble & CL=3 & t_{RPRF} & 0.4 & 0.6 & tCK \\ \hline Read Postamble & t_{RPST} & 0.4 & 0.6 & tCK \\ \hline CK to valid DQS-in & t_{DQSS} & 0.75 & 1.25 & tCK \\ \hline DQS-in setup time & t_{WPRES} & 0 & ns & 5 \\ DQS-in setup time & t_{WPREH} & 0.25 & tCK \\ \hline DQS-in hold time & t_{DQSH} & 0.4 & 0.6 & tCK \\ \hline DQS-in high level width & t_{DQSH} & 0.4 & 0.6 & tCK \\ \hline DQS-in high level width & t_{DQSH} & 0.4 & 0.6 & tCK \\ \hline DQS-in low level width & t_{DQSH} & 0.4 & 0.6 & tCK \\ \hline DQS-in low level width & t_{DQSH} & 0.4 & 0.6 & tCK \\ \hline DQS-in low level width & t_{DGSL} & 0.4 & 0.6 & tCK \\ \hline DQS-in low level width & t_{DSH} & 0.2 & tCK \\ \hline DQS-in low level width & t_{DSH} & 0.2 & tCK \\ \hline DQS-in low level width & t_{DSH} & 0.2 & tCK \\ \hline DQS-in cycle time & t_{SS} & 0.9 & 1.1 & tCK \\ \hline DQS-in cycle time & t_{DSH} & 0.2 & tCK \\ \hline DQS-in cycle time & t_{DSH} & 0.2 & tCK \\ \hline DQS-in cycle time & t_{DS} & 0.9 & 1.1 & tCK \\ \hline DQS-in cycle time & t_{DSH} & 0.2 & tCK \\ \hline DQS-in cycle time & t_{SS} & 0.9 & 1.1 & tCK \\ \hline DQS-in cycle time & t_{SS} & 0.9 & 1.1 & tCK \\ \hline DQS-in cycle time & t_{SS} & 0.9 & 0.1 & tCK \\ \hline DQS-in cycle time & t_{SS} & 0.9 & 0.1 & tCK \\ \hline DQS-in cycle time & t_{SS} & 0.9 & 0.1 & tCK \\ \hline DQS-in cycle time & t_{SS} & 0.9 & 0.1 & tCK \\ \hline DQS-in cycle time & t_{SS} & 0.9 & 0.1 & tCK \\ \hline DQS-in cycle time & t_{SS} & 0.9 & 0.1 & tCK \\ \hline DQS-in cycle time & t_{SS} & 0.9 & 0.1 & tCK \\ \hline DQS-in cycle time & t_{SS} & 0.9 & 0.1 & tCK \\ \hline DQS-in cycle time & to DQS & fast slew rate \\ slow slew rate & t_{SS} & 0.58 & 0.58 & 0.6 & 6.8 \\ \hline DQ & DM hold time to DQS & fast slew rate \\ slow slew rate & t_{DH} & 0.58 & 0.58 & 0.6 & 6.7 \\ \hline QA & DM hold time to DQS & fast slew rate \\ slow slew rate & t_{DH} & 0.58 & 0.58 & 0.6 & 6.7 \\ \hline QA & DM hold time to DQS & fast slew rate \\ slow slew r$	Clock low level width		t _{CL}	0.45	0.55	tCK	
$\begin{array}{c c c c c c c c } \hline Data strobe edge to output data edge & toosq & 0.4 & ns & \\ \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	DQ Output data access time from CK / CK	CL=3	t _{AC}	2	5	ns	4
Read PreambleCL=3 t_{RPRE} 0.91.1tCKRead Preamble t_{RPST} 0.40.6tCKRead Preamble t_{RPST} 0.40.6tCKCK to valid DQS-in t_{DQSS} 0.751.25tCKDQS-in setup time t_{DQSS} 0.751.25tCKDQS-in hold time t_{WPRES} 0ns5DQS-in high level width t_{DQSH} 0.40.6tCKDQS-in low level width t_{DQSH} 0.40.6tCKDQS-in low level width t_{DQSH} 0.40.6tCKDQS falling edge to CK setup time t_{DSS} 0.2tCKDQS falling edge hold time from CK t_{DSH} 0.2tCKDQS-in cycle time t_{DSH} 0.91.1tCKAddress and Control Input setup timefast slew rate slow slew rate t_{IH} 0.9nsInput setup timefast slew rate slow slew rate t_{IH} 0.9ns7Input setup time to DQSfast slew rate slow slew rate t_{IPW} 2.26.7Q & DM hold time to DQSfast slew rate slow slew rate t_{OH} 0.48ns6.7Q & DM hold time to DQSfast slew rate slow slew rate t_{OH} 0.48ns6.7Q & DM hold time to DQSfast slew rate slow slew rate t_{OH} 0.48ns6.7Q & DM hold time to DQSfast slew rate slow slew rate t_{OH} 0.48ns6.7	DQS Output data access time from CK / \overline{CK}	CL=3	t _{DQSCK}	2	5	ns	
$\begin{array}{c c c c c c c } \hline \begin{tabular}{ c c c c c } \hline \hline \begin{tabular}{ c c c c c } \hline \hline \begin{tabular}{ c c c c c c } \hline \hline \begin{tabular}{ c c c c c } \hline \hline \begin{tabular}{ c c c c c c } \hline \hline \begin{tabular}{ c c c c c c c } \hline \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Data strobe edge to output data edge		t _{DQSQ}		0.4	ns	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Read Preamble	CL=3	t _{RPRE}	0.9	1.1	tCK	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Read Postamble		t _{RPST}	0.4	0.6	tCK	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	CK to valid DQS-in		t _{DQSS}	0.75	1.25	tCK	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	DQS-in setup time		t _{WPRES}	0		ns	5
$ \begin{array}{c c c c c c c c c } \hline DQS \text{ in low level width} & t_{DQSL} & 0.4 & 0.6 & tCK & \\ \hline DQS \text{ falling edge to CK setup time} & t_{DSS} & 0.2 & tCK & \\ \hline DQS falling edge hold time from CK & t_{DSH} & 0.2 & tCK & \\ \hline DQS falling edge hold time from CK & t_{DSH} & 0.2 & tCK & \\ \hline DQS \text{ falling edge hold time from CK} & t_{DSH} & 0.2 & tCK & \\ \hline DQS \text{ falling edge hold time from CK} & t_{DSH} & 0.2 & tCK & \\ \hline DQS \text{ falling edge hold time from CK} & t_{DSH} & 0.2 & tCK & \\ \hline DQS \text{ falling edge hold time from CK} & t_{DSH} & 0.9 & 1.1 & tCK & \\ \hline Address and Control & fast slew rate & t_{IS} & 0.9 & 1.1 & tCK & \\ \hline Address and Control & fast slew rate & t_{IS} & 0.9 & ns & 7 & \\ \hline nput hold time & slow slew rate & t_{IH} & 0.9 & ns & 7 & \\ \hline nput hold time & slow slew rate & t_{IPW} & 2.2 & & \\ \hline DQ & DM setup time to DQS & fast slew rate & t_{DS} & 0.48 & ns & \\ \hline DQ & DM setup time to DQS & fast slew rate & t_{DH} & 0.48 & ns & 6,7 & \\ \hline glow slew rate & t_{DH} & 0.58 & & ns & \\ \hline DQ & DM hold time to DQS & fast slew rate & t_{DH} & 0.58 & & ns & \\ \hline DQ & DM input pulse width & t_{DIPW} & 1.2 & ns & \\ \hline DQ & DQ & DQS low-impedence time from CK / \overline{CK} & t_{LZ} & 1.0 & ns & \\ \hline DQ & DQ & blgh-impedence time from CK / \overline{CK} & t_{HZ} & 5 & ns & \\ \hline \end{array}$	DQS-in hold time		t _{WPREH}	0.25		tCK	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	DQS-in high level width		t _{DQSH}	0.4	0.6	tCK	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	DQS-in low level width		t _{DQSL}	0.4	0.6	tCK	
$ \begin{array}{c c c c c c c } \hline DQS-in cycle time & t_{DSC} & 0.9 & 1.1 & tCK \\ \hline Address and Control Input setup time & fast slew rate Input hold time to DQS & fast slew rate Input hold tin$	DQS falling edge to CK setup time		t _{DSS}	0.2		tCK	
$ \begin{array}{c c c c c c c c } \mbox{Address and Control} & fast silew rate input setup time & t_{IS} & 0.9 & ns & $\frac{7}{8}$ \\ \hline \mbox{Address and Control} & fast silew rate input hold time & $fast silew rate input hold time & t_{IH} & 0.9 & ns & 7 \\ \hline \mbox{Address & Control input pulse width & t_{IPW} & 2.2 & 1.1 & 8 \\ \hline \mbox{Address & Control input pulse width & t_{IPW} & 2.2 & 1.1 & 8 \\ \hline \mbox{Address & Control input pulse width & t_{IPW} & 2.2 & 1.1 & 8 \\ \hline \mbox{Address & Control input pulse width & t_{IPW} & 2.2 & 1.1 & 1.1 & 8 \\ \hline \mbox{Address & Control input pulse width & t_{IPW} & 2.2 & 1.1 & $1.$	DQS falling edge hold time from CK		t _{DSH}	0.2		tCK	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	DQS-in cycle time		t _{DSC}	0.9	1.1	tCK	
$\begin{array}{c c c c c c c c c } \hline \mbox{slew rate} & 1.1 & 1 & 8 & 8 \\ \hline \mbox{Address and Control} \\ \mbox{Input hold time} & \hline \mbox{fast slew rate} & t_{IH} & 0.9 & ms & 7 \\ \hline \mbox{Address & Control input pulse width} & t_{IPW} & 2.2 & & & & & & & \\ \hline \mbox{Address & Control input pulse width} & t_{IPW} & 2.2 & & & & & & & \\ \hline \mbox{Address & Control input pulse width} & t_{IPW} & 2.2 & & & & & & & \\ \hline \mbox{Address & Control input pulse width} & t_{IPW} & 2.2 & & & & & & & \\ \hline \mbox{Address & Control input pulse width} & t_{IPW} & 2.2 & & & & & & & \\ \hline \mbox{Address & Control input pulse width} & t_{IPW} & 2.2 & & & & & & & \\ \hline \mbox{Address & Slow slew rate} & t_{DS} & 0.48 & & & & & & & & \\ \hline \mbox{Address & Slow slew rate} & t_{DS} & 0.58 & & & & & & & & & \\ \hline \mbox{Address & Slow slew rate} & t_{DH} & 0.58 & & & & & & & & & & \\ \hline \mbox{Address & Slow slew rate} & t_{DH} & 0.58 & & & & & & & & & & \\ \hline \mbox{Address & Slow slew rate} & t_{DHW} & 1.2 & & & & & & & & \\ \hline \mbox{Address & Slow slew rate} & t_{DIPW} & 1.2 & & & & & & & \\ \hline \mbox{Address & Slow slew rate} & t_{LZ} & 1.0 & & & & & & \\ \hline \mbox{Address & Slow slew rate} & & & & & & & & & \\ \hline \mbox{Address & Slow slew rate} & & & & & & & & & \\ \hline \mbox{Address & Slow slew rate} & & & & & & & & \\ \hline \mbox{Address & Slow slew rate} & & & & & & & & & \\ \hline \mbox{Address & Slow slew rate} & & & & & & & & & \\ \hline \mbox{Address & Slow slew rate} & & & & & & & & & & \\ \hline \mbox{Address & Slow slew rate} & & & & & & & & & & & \\ \hline \mbox{Address & Slow slew rate} & & & & & & & & & & & & & & \\ \hline \mbox{Address & Slow slew rate} & & & & & & & & & & & & & & & & & & &$	Address and Control	fast slew rate	t	0.9			7
$\begin{array}{c c c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c } \hline \end{tabular} \\ \hline \end{tabular} \end{tabular} \hline tabul$	Input setup time	slow slew rate	48	1.1		115	8
$ \begin{array}{c c c c c c c c } \hline \mbox{mpd} \mbox{Hold time} & \mbox{slow slew rate} & \mbox{1.1} & \mbox{1.2} & \mbox{1.2} & \mbox{1.2} & \mbox{1.3} & \mbox{1.4} & \mbox{1.5} & \mbo$			tını			ns	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		slow slew rate					8
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Address & Control input pulse width	1	t _{IPW}	-			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	DQ & DM setup time to DQS		t _{DS}			ns	
DQ & DM hold time to DQS slow slew rate t_{DH} 0.58 6,8 DQ & DM input pulse width t_{DIPW} 1.2 ns DQ & DQS low-impedence time from CK / \overline{CK} t_{LZ} 1.0 ns DQ & DQS high-impedence time from CK / \overline{CK} t_{HZ} 5 ns				1			
DQ & DM input pulse width t_{DIPW} 1.2 ns DQ & DQS low-impedence time from CK / \overline{CK} t_{LZ} 1.0 ns DQ & DQS high-impedence time from CK / \overline{CK} t_{HZ} 5 ns	DQ & DM hold time to DQS		t _{DH}			ns	
DQ & DQS low-impedence time from CK / CK tLZ 1.0 ns DQ & DQS high-impedence time from CK / CK tHZ 5 ns	DQ & DM input pulse width		t _{DIDW}			ns	0,0
DQ & DQS high-impedence time from CK / CK t _{HZ} 5 ns							
www.DataSheet49.com					5		
	DQS write postamble time		t _{WPST}	0.4	0.6	tCK	1

Parameter	Symbol	DDR40	DDR400			
Parameter	Symbol	Min	Max	Unit	Note	
DQS write preamble time	t _{WPRE}	0.25		tCK		
Refresh interval time	t _{REF}		64	ms		
Mode register set cycle time	t _{MRD}	2		tCK		
Power down exit time	t _{PDEX}	2		tCK		
CKE min. pulse width (high and low pulse width)	t _{CKE}	2		tCK		
Auto refresh cycle time	t _{RFC}	120		ns	9	
Exit self refresh to active command	t _{XSR}	120		ns		
Data hold from DQS to earliest DQ edge	t _{QH}	t _{HP} min - t _{QHS}		ns		
Data hold skew factor	t _{QHS}		0.5	ns		
Clock half period	t _{HP}	t _{CL} min or t _{CH} min		ns		
Clock half period	t _{HP}	t _{CL} min or t _{CH} min		ns		

NOTE :

1) t_{CK} (max) value is measured at 100ns.

2) The only time that the clock Frequency is allowed to be changed is during clock stop, power-down, self-refresh modes.

3) In case of below 33MHz (t_{CK}=30ns) condition, SEC could support t_{DAL} (=2*tCK). t_{DAL} =(t_{WR}/t_{CK}) + (t_{RP}/t_{CK})

4) t_{AC} (min) value is measured at the high Vdd(1.95V) and cold temperature (-25°C). t_{AC} (max) value is measured at the low Vdd(1.7V) and hot temperature (85°C). t_{AC} is measured in the device with half driver strength and under the AC output load condition (Fig.6 in next Page).

5) The specific requirement is that DQS be valid (High or Low) on or before this CK edge. The case shown (DQS going from High_Z to logic Low) applies when no writes were previously in progress on the bus. If a previous write was in progress, DQS could be High at this time, depending on t_{DQSS}.

6) I/O Delta Rise/Fall Rate(1/slew-rate) Derating

Data Rise/Fall Rate	∆tDS	∆tDH
(ns/V)	(ps)	(ps)
0	0	0
±0.25	+50	+50
±0.5	+100	+100

This derating table is used to increase t_{DS}/t_{DH} in the case where the DQ and DQS slew rates differ. The Delta Rise/Fall Rate is calculated as 1/SlewRate1-1/SlewRate2. For example, if slew rate 1 = 1.0V/ns and slew rate 2 = 0.8V/ns, then the Delta Rise/Fall Rate =-0.25ns/V.

7) Input slew rate 1.0 V/ ns.

8) Input slew rate 0.5V/ns and < 1.0V/ns.

9) Maximum burst refresh cycle : 8



8.0 AC OPERATING TEST CONDITIONS (VDD = 1.7V to 1.95V, TC = -25°C to 85°C)

Parameter	Value	Unit
AC input levels (Vih/Vil)	0.8 x VDDQ / 0.2 x VDDQ	V
Input timing measurement reference level	0.5 x VDDQ	V
Input signal minimum slew rate	1.0	V/ns
Output timing measurement reference level	0.5 x VDDQ	V
Output load condition	See Figure 6	




Figure 6. AC Output Load Circuit 1), 2)

NOTE :

1) The circuit shown above represents the timing reference load used in defining the relevant timing parameters of the part. It is not intended to be either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester. System designers will use IBIS or other simulation tools to correlate the timing reference load to system environment. Manufacturers will correlate to their production test conditions (generally a coaxial transmission line terminated at the tester electronics). For the half driver strength with a nominal 10pF load parameters t_{AC} and t_{QH} are expected to be in the same range. However, these parameters are not subject to production test but are estimated by design / characterization. Use of IBIS or other simulation tools for system design validation is suggested.

2) Based on nominal impedance at 0.5 x VDDQ.

The impedence for Half(1/2) Driver Strength is designed 55ohm. And for other Driver Strength, it is designed proportionally.

www.DataSheet4U.com



SAMSUNG ELECTRONICS

9.0 INPUT/OUTPUT CAPACITANCE (VDD=1.8, VDDQ=1.8V, TC = 25°C, f=100MHz)

Parameter	Symbol	Min	Мах	Unit
Input capacitance (A0 ~ A13, BA0 ~ BA1, CKE, \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE})	CIN1	1.5	3.0	pF
Input capacitance (CK, CK)	CIN2	1.5	3.5	pF
Data & DQS input / output capacitance	COUT	2.0	4.5	pF
Input capacitance (DM)	CIN3	2.0	4.5	pF



10.0 AC OVERSHOOT/UNDERSHOOT SPECIFICATION FOR ADDRESS & CONTROL PINS

Parameter	Specification
Maximum peak Amplitude allowed for overshoot area	0.9V
Maximum peak Amplitude allowed for undershoot area	0.9V
Maximum overshoot area above VDD	3V-ns
Maximum undershoot area below VSS	3V-ns




Figure 7. AC Overshoot and Undershoot Definition for Address and Control Pins

11.0 AC OVERSHOOT/UNDERSHOOT SPECIFICATION FOR CK, DQ, DQS AND DM PINS

Parameter	Specification
Maximum peak Amplitude allowed for overshoot area	0.9V
Maximum peak Amplitude allowed for undershoot area	0.9V
Maximum overshoot area above VDDQ	3V-ns
Maximum undershoot area below VSSQ	3V-ns




Figure 8. AC Overshoot and Undershoot Definition for CK, DQ, DQS and DM Pins



12.0 COMMAND TRUTH TABLE

с	CKEn-1	CKEn	CS	RAS	CAS	WE	BA0,1	A10/AP	A13~11, A9~A0	Note				
Register	Mode Re	gister Set	н	Х	L	L	L	L		OP COD	E	1, 2		
	Auto F	Refresh	н	Н	L	L	L	н		х		3		
Refresh	0.11	Entry		L						~		3		
Reliesh	Self Refresh	Exit	L	н	L	Н	Н	н		х		3		
		EXIL			Н	Х	Х	Х		~		3		
Bank Act	tive & Row Ad	dr.	н	Х	L	L	Н	Н	V	Row A	Address			
Read &	Auto Precha	arge Disable		Ň						L	Column	4		
Column Address	Auto Prech	arge Enable	н	Х	L	н	L	Н	V	Н	Address (A0~A9)	4		
Write &	Auto Precharge Disable								.,	L	Column	4		
Column Address	Auto Precharge Enable		н	Х	L	н	L	L	V	Н	Address (A0~A9)	4, 6		
В	urst Stop		н	Х	L	Н	Н	L		Х	L	7		
Prochargo	Precharge Bank Selection All Banks		н	х	L	L	н	L	V	L	х			
Frecharge				^	L	L			Х	Н	^	5		
		Entri		Entry		L	Н	Х	Х	Х				
Active Power	er Down		Н		L	Н	Н	н		х				
		Exit	L	Н	Х	Х	Х	Х						
		Entry	н	L	Н	Х	Х	Х		x				
Precharge Pow	er Down	спи у		L	L	Н	Н	н						
Exit		L	н	Н	Х	Х	Х							
LAIL					L	Н	Н	Н						
	DM		Н			Х	•	•		Х		8		
No operation	(NOP) : Not c	lefined	н	х	Н	Х	Х	Х		х		9		
					L	Н	Н	н	1	~		9		

NOTE :

1) OP Code : Operand Code. A0 ~ A13 & BA0 ~ BA1 : Program keys. (@EMRS/MRS)
 2) EMRS / MRS can be issued only at all banks precharge state. A new command can be issued 2 clock cycles after EMRS or MRS.

3) Auto refresh functions are same as the CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

4) BA0 ~ BA1 : Bank select addresses.
5) If A10/AP is "High" at row precharge, BA0 and BA1 are ignored and all banks are selected.
6) During burst write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at t_{RP} after the end of burst.

7) Burst stop command is valid at every burst length.

8) DM sampled at the rising and falling edges of the DQS and Data-in are masked at the both edges (Write DM latency is 0).

9) This combination is not defined for any function, which means "No Operation(NOP)" in Mobile DDR SDRAM.



(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

13.0 FUNCTIONAL TRUTH TABLE

Current State	CS	RAS	CAS	WE	Address	Command	Action
	L	Н	Н	L	Х	Burst Stop	ILLEGAL ²⁾
	L	Н	L	Х	BA, CA, A10	READ/WRITE	ILLEGAL 2)
PRECHARGE	L	L	Н	Н	BA, RA	Active	Bank Active, Latch RA
STANDBY	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL ⁴⁾
	L	L	L	Н	Х	Refresh	AUTO-Refresh 5)
	L	L	L	L	Op-Code, Mode-Add	MRS	Mode Register Set 5)
	L	н	н	L	Х	Burst Stop	NOP
	L	Н	L	Н	BA, CA, A10	READ/READA	Begin Read, Latch CA, Determine Auto-Precharge
ACTIVE	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	Begin Write, Latch CA, Determine Auto-Precharge
STANDBY	L	L	Н	Н	BA, RA	Active	Bank Active/ILLEGAL 2)
	L	L	Н	L	BA, A10	PRE/PREA	Precharge/Precharge All
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	L	Н	Н	L	Х	Burst Stop	Terminate Burst
	L	Н	L	н	BA, CA, A10	READ/READA	Terminate Burst, Latch CA, Begin New Read, Determine Auto-Precharge ³⁾
DEAD	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	ILLEGAL
READ	L	L	Н	Н	BA, RA	Active	Bank Active/ILLEGAL 2)
	L	L	Н	L	BA, A10	PRE/PREA	Terminate Burst, Precharge ¹⁰⁾
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	L	Н	Н	L	Х	Burst Stop	ILLEGAL
	L	Н	L	Н	BA, CA, A10	READ/READA	Terminate Burst With DM=High, Latch CA, Begin Read, Determine Auto-Pre- charge ³⁾
WRITE	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	Terminate Burst, Latch CA, Begin new Write, Determine Auto-Pre- charge ³⁾
	L	L	Н	Н	BA, RA	Active	Bank Active/ILLEGAL ²⁾
	L	L	Н	L	BA, A10	PRE/PREA	Terminate Burst With DM=High, Precharge ¹⁰⁾
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	L	Н	Н	L	Х	Burst Stop	ILLEGAL
	L	Н	L	Н	BA, CA, A10	READ/READA	NOTE6
READ with AUTO	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	ILLEGAL
PRECHARGE ^{6) U}	com	L	Н	Н	BA, RA	Active	NOTE6
(READA)	L	L	Н	L	BA, A10	PRE/PREA	NOTE6
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL



datasheet

Current State	CS	RAS	CAS	WE	Address	Command	Action
	L	н	н	L	Х	Burst Stop	ILLEGAL
	L	Н	L	Н	BA, CA, A10	READ/READA	NOTE7
WRITE with AUTO	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	NOTE7
RECHARGE ⁷⁾ (WRITEA)	L	L	н	Н	BA, RA	Active	NOTE7
	L	L	Н	L	BA, A10	PRE/PREA	NOTE7
-			L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	L	Н	Н	L	Х	Burst Stop	ILLEGAL ²⁾
	L	н	L	х	BA, CA, A10	READ/WRITE	ILLEGAL ²⁾
PRECHARGING	L	L	Н	Н	BA, RA	Active	ILLEGAL ²⁾
(DURING t _{RP})	L	L	Н	L	BA, A10	PRE/PREA	NOP ⁴)(Idle after t _{RP})
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	L	Н	Н	L	х	Burst Stop	ILLEGAL ²⁾
ROW	L	н	L	х	BA, CA, A10	READ/WRITE	ILLEGAL ²⁾
ACTIVATING (FROM ROW	L	L	Н	Н	BA, RA	Active	ILLEGAL ²⁾
ACTIVE TO	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL ²⁾
t _{RCD})	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	L	Н	Н	L	х	Burst Stop	ILLEGAL ²⁾
	L	Н	L	Н	BA, CA, A10	READ	ILLEGAL ²⁾
WRITE	L	Н	L	L	BA, CA, A10	WRITE	WRITE
RECOVERING (DURING t _{WR}	L	L	Н	Н	BA, RA	Active	ILLEGAL ²⁾
OR t _{CDLR})	L	L	н	L	BA, A10	PRE/PREA	ILLEGAL ²⁾
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	L	Н	Н	L	Х	Burst Stop	ILLEGAL
	L	Н	L	Х	BA, CA, A10	READ/WRITE	ILLEGAL
RE-	L	L	Н	Н	BA, RA	Active	ILLEGAL
FRESHING	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	L	Н	Н	L	Х	Burst Stop	ILLEGAL
MODE	L	Н	L	х	BA, CA, A10	READ/WRITE	ILLEGAL
MODE REGISTER	L	L	Н	Н	BA, RA	Active	ILLEGAL
SETTING	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL
	L	L	L	Н	Х	Refresh	ILLEGAL
www.DataSheet4U	.com	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL



Current State	CKE n-1	CKE n	CS	RAS	CAS	WE	Add	Action
	L	Н	Н	Х	Х	Х	х	Exit Self-Refresh
	L	Н	L	Н	Н	Н	Х	Exit Self-Refresh
SELF-	L	Н	L	Н	Н	L	х	ILLEGAL
REFRESHING ⁸⁾	L	Н	L	Н	L	х	х	ILLEGAL
	L	Н	L	L	Х	Х	Х	ILLEGAL
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Self-Refresh)
POWER	L	н	Х	х	Х	Х	Х	Exit Power Down (Idle after t _{PDEX})
DOWN	L	L	Х	Х	Х	Х	Х	NOP (Maintain Power Down)
	Н	Н	Х	Х	Х	Х	х	Refer to Function Truth Table
	Н	L	L	L	L	Н	х	Enter Self-Refresh
	Н	L	Н	Х	Х	Х	Х	Enter Power Down
ALL BANKS	Н	L	L	Н	Н	Н	х	Enter Power Down
IDLE ⁹⁾	Н	L	L	Н	Н	L	х	ILLEGAL
	Н	L	L	Н	L	Х	х	ILLEGAL
	Н	L	L	L	Х	Х	х	ILLEGAL
	L	Х	Х	Х	Х	Х	Х	Refer to Current State = Power Down

(H=High Level, L=Low level, X=Don't Care)

NOTE :

1) All entries assume that CKE was High during the preceding clock cycle and the current clock cycle.

2) ILLEGAL to bank in specified state; function may be legal in the bank indicated by BA, depending on the state of that bank.

(ILLEGAL = Device operation and/or data integrity are not guaranteed.)

Must satisfy bus contention, bus turn around and write recovery requirements.
 NOP to bank precharging or in idle sate. May precharge bank indicated by BA.
 ILLEGAL if any bank is not idle.

a) Refer to "Read with Auto Precharge Timing Diagram" for detailed information.
7) Refer to "Write with Auto Precharge Timing Diagram" for detailed information.
8) CKE Low to High transition will re-enable CK, CK and other inputs asynchronously.
A minimum setup time must be satisfied before issuing any command other than EXIT.
8) Denver Denver Out Defendence between the form of the Denk Idle action and the satisfied before issuing any command other than EXIT.

9) Power-Down, Self-Refresh can be entered only from All Bank Idle state.



Mobile DDR SDRAM Device Operation & Timing Diagram



Device Operations

www.DataSheet4U.com



SAMSUNG ELECTRONICS

1. PRECHARGE

The precharge command is used to precharge or close a bank that has been activated. The precharge command is issued when \overline{CS} , \overline{RAS} and \overline{WE} are low and \overline{CAS} is high at the rising edge of the clock. The precharge command can be used to precharge each bank respectively or all banks simultaneously. The bank select addresses(BA0, BA1) are used to define which bank is precharged when the command is initiated. For write cycle, tWR(min.) must be satisfied until the precharge command can be issued. After tRP from the precharge, an active command to the same bank can be initiated.

[Table 1] Bank selection for precharge by Bank address bits

A10/AP	BA1	BA0	Precharge
0	0	0	Bank A Only
0	0	1	Bank B Only
0	1	0	Bank C Only
0	1	1	Bank D Only
1	Х	Х	All Banks

2. NO OPERATION (NOP) & DEVICE DESELECT

The device should be deselected by deactivating the \overline{CS} signal. In this mode, Mobile DDR SDRAM should ignore all the control inputs. The Mobile DDR SDRAM is put in NOP mode when \overline{CS} is activated and \overline{RAS} , \overline{CAS} and \overline{WE} are deactivated. Both Device Deselect and NOP command can not affect operation already in progress. So even if the device is deselected or NOP command is issued under operation, the operation will be completed.



3. ROW ACTIVE

The Bank Activation command is issued by holding CAS and WE high with CS and RAS low at the rising edge of the clock (CK). The Mobile DDR SDRAM has four independent banks, so two Bank Select addresses(BA0, BA1) are required. The Bank Activation command must be applied before any Read or Write operation is executed. The delay from the Bank Activation command to the first read or write command must meet or exceed the minimum of RAS to CAS delay time, tRCD(min). Once a bank has been activated, it must be precharged before another Bank Activation command can be applied to the same bank. The minimum time interval between interleaved Bank Activation commands (Bank A to Bank B and vice versa) is the Bank to Bank delay time, tRRD(min).

Any system or application incorporating random access memory products should be properly designed, tested and qualifided to ensure proper use or access of such memory products. Disproportionate, excessive and/or repeated access to a particular address or addresses may result in reduction of product life.




Figure 1. Bank Activation Command Cycle timing <tRCD=3CLK, tRRD=2CLK>

4. READ BANK

This command is used after the row activate command to initiate the burst read of data. The read command is initiated by activating \overline{RAS} , \overline{CS} , \overline{CAS} , and \overline{WE} at the same clock sampling (rising) edge as described in the command truth table. The length of the burst and the CAS latency time will be determined by the values programmed during the MRS cycle.


5. WRITE BANK

This command is used after the row activate command to initiate the burst write of data. The write command is initiated by activating \overline{RAS} , \overline{CS} , \overline{CAS} , and \overline{WE} at the same clock sampling(rising) edge as described in the command truth table. The length of the burst will be determined by the values programmed during the MRS cycle.



6. BURST READ OPERATION

Burst Read operation in Mobile DDR SDRAM is in the same manner as the Mobile SDR SDRAM such that the Burst read command is issued by asserting CS and CAS low while holding RAS and WE high at the rising edge of the clock(CK) after tRCD from the bank activation. The address inputs determine the starting address for the Burst. The Mode Register sets type of burst (Sequential or interleave) and burst length(2, 4, 8, 16). The first output data is available with a CAS Latency from the READ command, and the consecutive data are presented on the falling and rising edge of Data Strobe (DQS) adopted by Mobile DDR SDRAM until the burst length is completed.




NOTE : 1) Burst Length=4, CAS Latency= 3.



7. BURST WRITE OPERATION

The Burst Write command is issued by having \overline{CS} , \overline{CAS} , and \overline{WE} low while holding \overline{RAS} high at the rising edge of the clock (CK). The address inputs determine the starting column address. There is no write latency relative to DQS required for burst write cycle. The first data of a burst write cycle must be applied on the DQ pins tDS (Data-in setup time) prior to data strobe edge enabled after tDQSS from the rising edge of the clock (CK) that the write command is issued. The remaining data inputs must be supplied on each subsequent falling and rising edge of Data Strobe until the burst length is completed. When the burst has been finished, any additional data supplied to the DQ pins will be ignored.



NOTE :

1) Burst Length=4.


2) The specific requirement is that DQS be valid (High or Low) on or before this CK edge.

The case shown (DQS going from High_Z to logic Low) applies when no writes were previously in progress on the bus.



8. READ INTERRUPTED BY A READ

A Burst Read can be interrupted by new Read command of any bank before completion of the burst. When the previous burst is interrupted, the <u>new</u> address with the full burst length override the remaining address. The data from the first Read command continues to appear on the outputs until the CAS latency from the interrupting Read command is satisfied. At this point, the data from the interrupting Read command appears. Read to Read interval is minimum 1 Clock.



NOTE : 1) Burst Length=4, CAS Latency=3

9. READ INTERRUPTED BY A WRITE & BURST STOP

To interrupt a burst read with a write command, Burst Stop command must be asserted to avoid data contention on the I/O bus by placing the DQs (Output drivers) in a high impedance state.




Figure 5. Read interrupted by a write and burst stop timing

NOTE : 1) Burst Length=4, CAS Latency=3.

The following functionality establishes how a Write command may interrupt a burst Read.

1. For Write commands interrupting a burst Read, a Burst Terminate command is required to stop the burst read and tri-state the DQ bus prior to valid input write data. Burst stop command must be applied at least 2 clock cycles for CL=2 and at least 3 clock cycles for CL=3 before the Write command.

2. It is illegal for a Write command to interrupt a Read with autoprecharge command.



SAMSUNG ELECTRONICS

Rev. 1.0

10. READ INTERRUPTED BY A PRECHARGE

A Burst Read operation can be interrupted by precharge of the same bank. The minimum 1 clock is required for the read to precharge intervals. The latency from a precharge command to invalid output is equivalent to the CAS latency.




Figure 6. Read interrupted by a precharge timing

NOTE :

1) Burst Length=8, CAS Latency=3.

When a burst Read command is issued to a Mobile DDR SDRAM, a Precharge command may be issued to the same bank before the Read burst is completed. The following functionality determines when a Precharge command may be given during a Read burst and when a new Bank Activate command may be issued to the same bank.

1. For the earliest possible Precharge command without interrupting a burst Read, the Precharge command may be given on the rising clock edge which is CL clock cycles before the end of the Read burst where CL is the CAS Latency. A new Bank Activate command may be issued to the same bank after tRP (Row Precharge time).

2. When a Precharge command interrupts a burst Read operation, the Precharge command given on a rising clock edge terminates the burst with the last valid data word presented on DQ pins at CL-1(CL=CAS Latency) clock cycles after the command has been issued. Once the last data word has been output, the output buffers are tri-stated. A new Bank Activate command may be issued to the same bank after tRP.


3. For a Read with Autoprecharge command, a new Bank Activate command may be issued to the same bank after tRP from rising clock that comes CL(CL=CAS Latency) clock cycles before the end of the Read burst. During Read with autoprecharge, the initiation of the internal precharge occurs at the same time as the earliest possible external Precharge command would initiate a precharge operation without interrupting the Read burst as described in 1 above.

4. For all cases above, tRP is an analog delay that needs to be converted into clock cycles. The number of clock cycles between a Precharge command and a new Bank Activate command to the same bank equals tRP/tCK (where tCK is the clock cycle time) with the result rounded up to the nearest integer number of clock cycles. (Note that rounding to X.5 is not possible since the Precharge and Bank Activate commands can only be given on a rising clock edge).In all cases, a Precharge operation cannot be initiated unless tRAS(min) [minimum Bank Activate to Precharge time] has been satisfied. This includes Read with autoprecharge commands where tRAS(min) must still be satisfied such that a Read with autoprecharge command has the same timing as a Read command followed by the earliest possible Precharge command which does not interrupt the burst.



11. WRITE INTERRUPTED BY A WRITE

A Burst Write can be interrupted by a new Write command before completion of the burst, where the interval between the successive Write commands must be at least one clock cycle(tCCD(min)). When the previous burst is interrupted, the remaining addresses are overridden by the new address and data will be written into the device until the programmed burst length is satisfied.



NOTE : 1) Burst Length=4.



12. WRITE INTERRUPTED BY A PRECHARGE & DM

A burst write operation can be interrupted by a precharge of the same bank before completion of the burst. Random column access is allowed. A write recovery time(tWR) is required from the last data to precharge command. When precharge command is asserted, any residual data from the burst write cycle must be masked by DM.




Figure 8. Write interrupted by a precharge and DM timing

NOTE :

1) Burst Length=8.

Precharge timing for Write operations in Mobile DDR SDRAM requires enough time to allow 'write recovery' which is the time required by a Mobile DDR SDRAM core to properly store a full '0' or '1' level before a Precharge operation. For Mobile DDR SDRAM, a timing parameter, tWR, is used to indicate the required amount of time between the last valid write operation and a Precharge command to the same bank.

The precharge timing for writes is a complex definition since the write data is sampled by the data strobe and the address is sampled by the input clock. Inside the Mobile DDR SDRAM, the data path is eventually synchronized with the address path by switching clock domains from the data strobe clock domain to the input clock domain. This makes the definition of when a precharge operation can be initiated after a write very complex since the write recovery parameter must make reference to only the clock domain that affects internal write operation, i.e., the input clock domain.

tWR starts on the rising clock edge after the last possible DQS edge that strobed in the last valid data and ends on the rising clock edge that strobes in the precharge command.

- 1. For the earliest possible Precharge command following a burst Write without interrupting the burst, the minimum time for write recovery is defined by tWR.
- 2. When a precharge command interrupts a Write burst operation, the data mask pin, DM, is used to mask input data during the time between the last valid write data and the rising clock edge on which the Precharge command is given. During this time, the DQS input is still required to strobe in the state of DM. The minimum time for write recovery is defined by tWR.
- 3. For a Write with autoprecharge command, a new Bank Activate command may be issued to the same bank after tWR+tRP where tWR+tRP starts on the falling DQS edge that strobed in the last valid data and ends on the rising clock edge that strobes in the Bank Activate command. During write with autoprecharge, the initiation of the internal precharge occurs at the same time as the earliest possible external Precharge command without interrupting the Write burst as described in 1 above.
- 4. In all cases, a Precharge operation cannot be initiated unless tRAS(min) [minimum Bank Activate to Precharge time] has been satisfied. This includes Write with autoprecharge commands where tRAS(min) must still be satisfied such that a Write with autoprecharge command has the same timing as a Write command followed by the earliest possible Precharge command which does not interrupt the burst.



13. WRITE INTERRUPTED BY A READ & DM

A burst write can be interrupted by a read command of any bank. The DQ's must be in the high impedance state at least one clock cycle before the interrupting read data appear on the outputs to avoid data contention. When the read command is registered, any residual data from the burst write cycle must be masked by DM. The delay from the last data to read command (tCDLR) is required to avoid the data contention Mobile DDR SDRAM inside. Data that are presented on the DQ pins before the read command is initiated will actually be written to the memory. Read command interrupting write can not be issued at the next clock edge of that of write command.




Figure 9. Write interrupted by a Read and DM timing

NOTE : 1) Burst Length=8, CAS Latency=3.

The following function established how a Read command may interrupt a Write burst and which input data is not written into the memory.

1. For Read commands interrupting a burst Write, the minimum Write to Read command delay is 2 clock cycles. The case where the Write to Read delay is 1 clock cycle is disallowed.

2. For Read commands interrupting a burst Write, the DM pin must be used to mask the input data words which immediately precede the interrupting Read operation and the input data word which immediately follows the interrupting Read operation

3. For all cases of a Read interrupting a Write, the DQ and DQS buses must be released by the driving chip (i.e., the memory controller) in time to allow the buses to turn around before the Mobile DDR SDRAM drives them during a read operation.


4. If input Write data is masked by the Read command, the DQS input is ignored by the Mobile DDR SDRAM.

5. Refer to Burst write operation.



14. BURST STOP

The burst stop command is initiated by having \overrightarrow{RAS} and \overrightarrow{CAS} high with \overrightarrow{CS} and \overrightarrow{WE} low at the rising edge of the clock(CK). The burst stop command has the fewest restrictions making it the easiest method to use when terminating a burst read operation before it has been completed. When the burst stop command is issued during a burst read cycle, the pair of data and DQS(Data Strobe) go to a high impedance state after a delay which is equal to the CAS latency set in the mode register. However, the burst stop command is not supported during a burst write operation.



NOTE :

1) Burst Length=4, CAS Latency= 3.

The Burst Stop command is a mandatory feature for Mobile DDR SDRAM. The following functionality is required:


- 1. The Burst Stop command may only be issued on the rising edge of the input clock, CK.
- 2. Burst Stop is only a valid command during Read bursts.
- 3. Burst Stop during a Write burst is undefined and shall not be used.
- 4. Burst Stop applies to all burst lengths.
- 5. Burst Stop is an undefined command during Read with autoprecharge and shall not be used.
- 6. When terminating a burst Read command, the BST command must be issued L_{BST} ("BST Latency") clock cycles before the clock
- edge at which the output buffers are tristated, where L_{BST} equals the CAS latency for read operations.
- 7. When the burst terminates, the DQ and DQS pins are tristated.

The Burst Stop command is not byte controllable and applies to all bits in the DQ data word and the(all) DQS pin(s).



15. DM MASKING

The Mobile DDR SDRAM has a data mask function that can be used in conjunction with data write cycle, not read cycle. When the data mask is activated(DM high) during write operation, Mobile DDR SDRAM does not accept the corresponding data.(DM to data-mask latency is zero). DM must be issued at the rising or falling edge of data strobe.




NOTE : 1) Burst Length=8.



16. READ WITH AUTO PRECHARGE

If A10/AP is high when read command is issued, the read with auto-precharge function is performed. If a read with auto-precharge command is issued, the Mobile DDR SDRAM automatically enters the precharge operation BL/2 clock later from a read with auto-precharge command when tRAS(min) is satisfied. If not, the start point of precharge operation will be delayed until tRAS(min) is satisfied. Once the precharge operation has started, the bank cannot be reactivated and the new command can not be asserted until the precharge time(tRP) has been satisfied.



NOTE :

1) Burst Length=4, CAS Latency= 3.
2) The row active command of the precharge bank can be issued after tRP from this point.

Asserted command		For same Bank		For Different Bank				
	5	6	7	5	6	7		
READ	READ +No AP ¹⁾	READ+No AP	Illegal	Legal	Legal	Legal		
READ+AP	READ + AP	READ + AP	Illegal	Legal	Legal	Legal		
Active	Illegal	Illegal	Illegal	Legal	Legal	Legal		
Precharge	Legal	Legal	Illegal	Legal	Legal	Legal		

NOTE :

1) AP = Auto Precharge



17. WRITE WITH AUTO PRECHARGE

If A10/AP is high when write command is issued, the write with auto-precharge function is performed. Any new command to the same bank should not be issued until the internal precharge is completed. The internal precharge begins after keeping tWR(min).




Figure 13. Write with auto precharge timing

NOTE :

2) Burst Length=4.2) The row active command of the precharge bank can be issued after tRP from this point.

Asserted command	For same Bank						For Different Bank				
	5	6	7	8	9	10	5	6	7	8	9
WRITE	WRITE+ No AP ¹⁾	WRITE+ No AP	lllegal	Illegal	Illegal	lllegal	Legal	Legal	Legal	Legal	Legal
WRITE+ AP	WRITE+ AP	WRITE+ AP	Illegal	Illegal	lllegal	lllegal	Legal	Legal	Legal	Legal	Legal
READ	Illegal	READ+ NO AP+DM ²⁾	READ+ NO AP+DM	READ+ NO AP	lllegal	Illegal	Illegal	Illegal	Illegal	Legal	Legal
READ+AP	Illegal	READ + AP+DM	READ + AP+DM	READ + AP	lllegal	lllegal	lllegal	Illegal	Illegal	Legal	Legal
Active	Illegal	Illegal	lllegal	Illegal	Illegal	Illegal	Legal	Legal	Legal	Legal	Legal
Precharge	Illegal	lllegal	Illegal	Illegal	Illegal	Illegal	Legal	Legal	Legal	Legal	Legal

NOTE :

1) AP = Auto Precharge.

2) DM : Refer to "27. Write Interrupted by Precharge & DM ".



18. AUTO REFRESH & SELF REFRESH

18.1. Auto Refresh

An auto refresh command is issued by having \overline{CS} , \overline{RAS} and \overline{CAS} held low with CKE and \overline{WE} high at the rising edge of the clock(CK). All banks must be precharged and idle for tRP(min) before the auto refresh command is applied. Once this cycle has been started, no control of the external address pins are required because of the internal address counter. When the refresh cycle has completed, all banks will be in the idle state. A delay between the auto refresh command and the next activate command or subsequent auto refresh command must be greater than or equal to the tRFC(min).





Figure 14. Auto refresh timing

NOTE : 1) tRP=3CLK 2) Device must be in the all banks idle state prior to entering Auto refresh mode.

18.2. Self Refresh

A Self Refresh command is defined by having \overline{CS} , \overline{RAS} , \overline{CAS} and CKE held low with \overline{WE} high at the rising edge of the clock. Once the self Refresh command is initiated, CKE must be held low to keep the device in Self Refresh mode. After 1 clock cycle from the self refresh command, all of the external control signals including system clock(CK, \overline{CK}) can be disabled except CKE. The clock is internally disabled during Self Refresh operation to reduce power. Before returning CKE high to exit the Self Refresh mode, apply stable clock input signal with Deselect or NOP command asserted.



www.DataSheet4U.com

Figure 15. Self refresh timing

NOTE :

Device must be in the all banks idle state prior to entering Self Refresh mode.
 The minimum time that the device must remain in Self Refresh mode is tRFC.



19. POWER DOWN

The device enters power down mode when CKE Low, and it exits when CKE High. Once the power down mode is initiated, all of the receiver circuits except CK and CKE are gated off to reduce power consumption. All banks should be in idle state prior to entering the precharge power down mode and CKE should be set in high for at least tPDEX prior to Row active command. Refresh operations cannot be performed during power down mode, therefore the device cannot remain in power down mode longer than the refresh period(tREF) of the device.




Figure 16. Power down entry and exit timing

NOTE :

Device must be in the all banks idle state prior to entering Power Down mode.
 The minimum power down duration is specified by tCKE.



20. CLOCK STOP

Stopping a clock during idle periods is an effective method of reducing power consumption.

The LPDDR SDRAM supports clock stop under the following conditions :

- the last command (ACTIVE, READ, WRITE, PRECHARGE, AUTO REFRESH or MODE REGISTER SET) has executed to completion, including any
data-out during read bursts; the number of clock pulses per access command depends on the device's AC timing parameters and the clock frequency;
 - the related timing conditions (tRCD, tWR, tRP, tRFC, tMRD) has been met;

- CKE is held High

When all conditions have been met, the device is either in "idle state" or "row active state" and clock stop mode may be entered with CK held Low and \overline{CK} held Hight.

Clock stop mode is exited by restarting the clock. At least one NOP command has to be issued before the next access command any be applied. Additional clock pulses might be required depending on the system characteristics.

Figure shows clock stop mode entry and exit.

- Initially the device is in clock stop mode

- The clock is restarted with the rising edge of T0 and a NOP on the command inputs

- With T1 a valid access command is latched; this command is followed by NOP commands in order to allow for clock stop as soon as this access command is completed.

- Tn is the last clock pulse required by the access command latched with T1

- The clock can be stopped after Tn.




Figure 17. Clock Stop Mode Entry and Exit



Timing Diagram

www.DataSheet4U.com



1. POWER UP SEQUENCE FOR MOBILE DDR SDRAM




Figure 18. Power Up Sequence for Mobile DDR SDRAM

NOTE :

- 1) Apply power and attempt to maintain CKE at a high state and all other inputs may be undefined.
- Apply VDD before or at the same time as VDDQ.
- 2) Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 3) Issue precharge commands for all banks of the devices.
- 4) Issue 2 or more auto-refresh commands.5) Issue a mode register set command to initialize the mode register.

6) Issue a extended mode register set command for the desired operating modes after normal MRS.

- The Mode Register and Extended Mode Register do not have default values.
- If they are not programmed during the initialization sequence, it may lead to unspecified operation.

All banks have to be in idle state prior to adjusting MRS and EMRS set.



2. BASIC TIMING




Figure 19. Basic Timing (Setup, Hold and Access Time @BL=4, CL=3)



3. MULTI BANK INTERLEAVING READ




Figure 20. Multi Bank Interleaving READ (@BL=4, CL=3)



4. MULTI BANK INTERLEAVING WRITE





Figure 21. Multi Bank Interleaving WRITE (@BL=4)



5. READ WITH AUTO PRECHARGE




NOTE :

1) The row active command of the precharge bank can be issued after tRP from this point.



6. WRITE WITH AUTO PRECHARGE



NOTE :

1) The row active command of the precharge bank can be issued after tRP from this point



7. WRITE FOLLOWED BY PRECHARGE




Figure 24. Write followed by Precharge (@BL=4)



8. WRITE INTERRUPTED BY PRECHARGE & DM




Figure 25. Write Interrupted by Precharge & DM (@BL=8)



Rev. 1.0 MCP Memory

9. WRITE INTERRUPTED BY A READ




Figure 26. Write Interrupted by a Read (@BL=8, CL=3)

www.DataSheet4U.com



10. READ INTERRUPTED BY PRECHARGE




Figure 27. Read Interrupted by Precharge (@BL=8, CL=3)

www.DataSheet4U.com



11. READ INTERRUPTED BY A WRITE & BURST STOP




Figure 28. Read Interrupted by a Write & Burst Stop (@BL=8, CL=3)



Rev. 1.0 MCP Memory

12. READ INTERRUPTED BY A READ




Figure 29. Read Interrupted by a Read (@BL=8, CL=3)

www.DataSheet4U.com



13. DM FUNCTION




Figure 30. DM Function (@BL=8) only for write

www.DataSheet4U.com

