

KA7540

Simple Dimming Ballast Control IC

Features


- Internal soft start
- No lamp protection
- Voltage controlled dimming
- Trimmed 1.5% internal bandgap reference
- Under voltage lock out with 1.8V of hysteresis
- Totem pole output with high state clamp
- Low start-up and operating current
- 8-pin DIP & 8-pin SOP

Applications


- Electronic Ballast
- Lighting Control System
- Half-bridge Drive Control System

Descriptions

The KA7540 provides simple and high performance electronic ballast control functions. KA7540 is optimized for electronic ballast requiring a minimum board area, reduced component count and low power dissipation. Internal soft start circuitry eliminates the need for an external soft start PTC resistor. Voltage controlled dimming circuit is built into the IC to control the lighting output in a wide range. Protection circuitry has also been added to prevent switches from burning out in no lamp condition. Output gate drive circuit clamps power MOSFET gate voltage irrespective of supply voltage.




Internal Block Diagram



IC Characteristics

Parameter	KA7540
Initial soft start frequency	1.33 × normal operating frequency
Voltage controlled dimming	1 ~ 10V

Pin Assignments



(Top View)

Pin Definitions

Pin Number	Pin Name	Pin Function Description
1	CS	Soft start capacitor connection pin. The pin voltage determines the phase of soft start, normal and dimming mode.
2	CT	Timing capacitor connection pin. The timing capacitor is charged and discharged to generate the sawtooth waveform that determines the oscillation frequency in the internal oscillator block.
3	Vdim	Input to the dimming stage. The pin voltage sets the switching frequency in dimming mode.
4	Ldet	Input to the protection circuit. If the pin voltage is lower than 2V, the output of the gate driver is inhibited.
5	GND	The ground potential of all the pins.
6	OUT 2	The output of a high current power driver capable of driving the gate of a power MOSFET.
7	OUT 1	The output of a high current power driver capable of driving the gate of a power MOSFET.
8	VCC	The logic and control power supply connection.

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage	VCC	30	V
Peak drive output current	IOH, IOL	±300	mA
Drive output clamping diodes VO>VCC, or VO<-0.3	Iclamp	±10	mA
Dimming, soft start, and no lamp detection input voltage	VIN	-0.3 to 6	V
Operating temperature range	Topr	-25 to 125	°C
Storage temperature range	Tstg	-65 to 150	°C
Power dissipation	8-DIP	0.8	W
	8-SOP	0.5	
Thermal resistance (Junction-to-air)	8-DIP	100	°C/W
	8-SOP	165	

Absolute Maximum Ratings (-25°C≤Ta≤125°C)

Parameter	Symbol	Value	Unit
Temperature stability for reference voltage (Vref)	ΔVref (Typ)	15	mV
Temperature stability for operating frequency (fos)	Δfos (Typ)	5	kHz

Electrical Characteristics

Unless otherwise specified, for typical values $V_{CC}=14V$, $T_a=25^{\circ}C$, For Min/Max values T_a is the operating ambient temperature range with $-25^{\circ}C \leq T_a \leq 125^{\circ}C$ and $14V \leq V_{CC} \leq 30V$

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
UNDER VOLTAGE LOCK OUT SECTION						
Start threshold voltage	$V_{TH(st)}$	V_{CC} increasing	11.5	12.5	13.5	V
UVLO hysteresis	$HY(st)$	-	1.3	1.8	2.3	V
SUPPLY CURRENT SECTION						
Start up supply current	I_{ST}	$V_{CC} < V_{TH(st)}$, $V_{CC}=14V$	-	0.2	0.3	mA
Operating supply current	I_{CC}	Output not switching	-	6	10	mA
Dynamic operating supply current	I_{DCC}	50kHz, $C_I=1nF$	-	7	14	mA
REFERENCE SECTION						
Reference voltage ^(Note1)	V_{ref}	$I_{ref}=0mA$, $V_{CC}=14V$	1.95	2	2.05	V
Line regulation ^(Note1)	$\Delta V_{ref 1}$	$14V \leq V_{CC} \leq 25V$	-	0.1	10	mV
Temperature stability of V_{ref} ^(Note1)	$\Delta V_{ref 2}$	$-25 \leq T_a \leq 125^{\circ}C$, $V_{CC}=14V$	-	15	-	mV
OSCILLATOR SECTION						
Operating frequency	f_{os}	$V_{SS}=3V$, $C_T=470pF$	44	50	56	kHz
Operating dead time	t_{od}	$V_{SS}=3V$, $V_{CC}=14V$	2.4	2.9	3.4	μs
Soft start frequency	f_{ss}	$V_{SS}=0V$, $C_T=470pF$	56	65	74	kHz
Soft start time current	I_{SS}	$V_{SS}=0V$	17	25	33	μA
Soft start dead time	t_{sd}	$V_{SS}=0V$, $V_{CC}=14V$	1.8	2.3	2.8	μs
Dimming frequency	f_d	$V_{ss}=5V$, $V_{dim}=1V$	58	72	86	kHz
OUTPUT SECTION						
Rising time ^(Note2)	t_r	$C_I=1nF$	-	120	200	ns
Falling time ^(Note2)	t_f	$C_I=1nF$	-	50	100	ns
Maximum output voltage	$V_{omax(o)}$	$V_{CC}=20V$	12	15	18	V
Output voltage with UVLO activated	$V_{omin(o)}$	$V_{CC}=5V$, $I_O=100\mu A$	-	-	1	V
NO LAMP PROTECTION SECTION						
No lamp detect voltage	V_{nd}	-	1.9	2	2.1	V

Notes :

1. This parameter is not tested in production but tested in wafer.
2. This parameter, although guaranteed, is not 100% tested in production.

Start-up Circuit

Start-up current is supplied to the IC through the start-up resistor (Rst). In order to reduce the power dissipation in Rst, the Rst is connected to the full-wave rectified AC line voltage.

The following equation can be used to calculate the value of Rst.

$$R_{st} \leq \frac{V_{in(ac)} \times \sqrt{2} - V_{th(st), max}}{I_{st, max}} = \frac{85 \times \sqrt{2} - 13.5}{0.3 \times 10^{-3}} = 356K\Omega$$

$$P_{Rst} = \frac{(V_{in(ac_max)} \cdot \sqrt{2} - V_{CC})^2}{R_{st}} \leq 1W$$

$$R_{st} \geq \frac{(V_{in(ac_max)} \cdot \sqrt{2} - V_{CC})^2}{1W} \Rightarrow R_{st} \geq 130K\Omega$$

$$\therefore 130K\Omega \leq R_{st} \leq 356K\Omega$$

The value of start-up capacitor (Cst) is normally determined in terms of the start-up time and operating current build up time with the auxiliary operating current source.

The turn-off snubber capacitor (Cq2) and two diodes (D1, D2) constitute the auxiliary operating current source for the IC. The charging current through the Cq2 flows into the IC and also charges the start-up capacitor. If the value of Cq2 is increased, the VCC voltage of the Cst is also increased.




Figure 1. Start-up circuit

Oscillator

The frequency of the gate drive output is as half as that of the triangular waveform in timing capacitor (Ct) at pin #2. In normal operating mode, the timing capacitor charging current is 50μA. The discharging current is seven times of the charging current (7 × 50μA). During the charging period, one of the two MOSFETs remains ON state. On the contrary both of MOSFETs are OFF during the discharging period.

The rising slope and falling slope of the triangular waveform are as following.

$$\text{Rising slope: } dv / dt = i / C = 50\mu A / C_t$$

$$\text{Falling slope: } dv / dt = i / C = 7 \times 50\mu A / C_t$$

For example, when the timing capacitor is 470pF, $\Delta V(V_{high} - V_{low}) = (2.86V - 1.0V) = 1.86V$,

$$\Delta T_{ch} = 17.5\mu s, \Delta T_{dis} = 2.5\mu s$$




Figure 2. Oscillator sawtooth & Output gate drive waveform

As a result, the switching frequency is as following

$$T_s = 2 \times (\Delta T_{ch} + \Delta T_{dis}) = 40\mu s$$

$$f_{sw} = 1 / T_s = 25kHz$$

The explicit equation calculating the value of the timing capacitor for a certain switching frequency is written below.

$$C_t = \frac{11.76 \times 10^{-6}}{f_{sw}}$$

Soft Start

The switching frequency is decreasing linearly from the pre-heating frequency to the normal switching frequency. In KA7540, the normal timing capacitor charging current is increased by $25\mu A$ during the pre-heating mode. This addition of the charging current sets the pre-heating frequency to be 1.33 times the switching frequency at the normal mode.




Figure 3. Frequency & Soft start capacitor voltage variation during soft start and dimming mode

No Lamp Protection

When the voltage at pin #4 is lower than 2V, the gate drive output is off-state, so the external power MOSFETs stop switching. In no lamp protection circuit the dc link voltage is divided by a couple of resistors including both lamp filaments, and the divided voltage is applied to the pin #4 before the MOSFETs start switching.

When 2 Lamp

$$V_{R4} = V_{dd} \times \frac{R19}{R14 + \frac{R15 + R18 + 2 \times Rf}{2} + R19}$$

$$\approx 400 \times \frac{15k\Omega}{180k\Omega + \frac{330k\Omega + 680k\Omega}{2} + 15k\Omega}$$

$$V3 = V2 \times \frac{R18}{R15 + R18} \approx 200V$$

$$V_{R4} > 2V$$

When 1 Lamp

$$V_{R4} = V_{dd} \times \frac{R19}{R14 + R15 + R18 + 2Rf + R19}$$

$$\approx 400 \times \frac{15k\Omega}{180k\Omega + 330k\Omega + 680k\Omega + 15k\Omega}$$

$$V_{R4} > 2V$$

When No Lamp

$$V_{R4} = 0V (< 2V) \Rightarrow \text{Stop switching}$$

In normal mode, the average voltage of the V3 is the half of the dc link voltage (V_{dd} , PFC_OUT). So, in order to make the start condition stable, the resistors are designed to make the voltage of V3 be the half of the dc link voltage.




Figure 4. Lamp detection resistor network

Dimming Control

The lighting output of the lamp can be controlled by varying the switching frequency of the ballast circuit. In voltage source series resonant type converter, the output power is inversely proportional to the switching frequency. As a result, in order to make the lamp lighting output less bright (so called “dimming”), the switching frequency should be increased compared to that of the normal full lighting output frequency.

With KA7540, the switching frequency can be controlled by the voltage level at the pin #3 (Vdim). Since the IC starts to operate, the voltage level at the dimming pin doesn't affect the oscillator frequency until the time of td1 in figure 3. At the time td1, the switching frequency starts to ramp up to the dimming switching frequency level that is determined by the voltage level at the pin #3 (Vdim). In dimming mode, the timing capacitor charging current is increased by the following amount of the dimming current (Id).

$$I_d = 25\mu\text{A} \times (V_{\text{ref}} - V_d) / V_{\text{ref}}$$

$$V_d = V_{\text{dim}} / 5$$

So, the equations for the dimming frequency are as following.

$$\frac{dV}{dt} = \frac{50\mu\text{A} + I_d}{C_t}$$

$$dT_{\text{ch}}(\text{dim}) = \frac{dV \times C_t}{50\mu\text{A} + \left(\frac{25\mu\text{A}(V_{\text{ref}} - V_d)}{V_{\text{ref}}}\right)}$$

$$dT_{\text{dis}}(\text{dim}) = \frac{dV \times C_t}{7 \times 50\mu\text{A} + \left(\frac{25\mu\text{A}(V_{\text{ref}} - V_d)}{V_{\text{ref}}}\right)}$$

$$T_s(\text{dim}) = 2 \times (T_{\text{ch}}(\text{dim}) + T_{\text{dis}}(\text{dim}))$$



$$f_{\text{SW}}(\text{dim}) = \frac{1}{T_s(\text{dim})}$$

If the dimming pin is open, the dimming pin voltage becomes 10V due to the internal 100μA current source, which is equivalent to the normal full lighting output case.

Dimming Control can be realized by simple voltage source and current source of variable resistor at pin #3.

Application Circuit

[85 ~ 265Vac Input, 400V V_{dd}, 32W × 2 Lamps Ballast, Group Dimming Control]



Component List


Part number	Value	Note	Manufacturer
R1	2.7M Ω	1/4W	-
R2	18k Ω	1/4W	-
R3, 12	150k Ω	1W	-
R4	22k Ω	1/4W	-
R5, 10, 11	47 Ω	1/4W	-
R6	3.3 Ω	1/4W	-
R7	0.2 Ω	1W	-
R8	1.2M Ω	1/4W	-
R9	103	Variable resistor	-
R14	180k Ω	1/4W	-
R15, 16	330k Ω	1/4W	-
R17, 18	680k Ω	1/4W	-
R19	15k Ω	1/4W	-
C1, 2	150nF, 275vac	Box-Cap	-
C3, 4	2200pF, 3000V	Y-Cap	-
C5	0.22 μ F, 630V	Miller-Cap	-
C6, 10	47 μ F, 35V	Electrolytic	-
C7	0.33 μ F	MLCC	-
C8	1nF, 25V	Ceramic	-
C9	47 μ F, 450V	Electrolytic	-
C11	6.8 μ F, 35V	Electrolytic	-
C12	180pF, 25V	Ceramic	-
C13	0.1 μ F, 25V	Ceramic	-
C14	1nF, 630V	Miller-Cap	-
C15, 16	4700pF, 1000V	Miller-Cap	-
C17, 18, 19, 20	6800pF, 630V	Miller-Cap	-
C21	0.22 μ F, 25V	Ceramic	-
Q1, 2, 3	500V, 3.6A	FQPF6N50	FairChild
D1, 2, 3, 4	1000V, 1A	1N4007	-
D5	1000V, 1A	UF4007	-
D6	75V, 150mA	1N4148	-
D7, 8	600V, 1A	1N4937	-
ZD1	15V, 1W	1N4744	-
L1	45mH	Line Filter	-
L2	590 μ H (62T:5T)	EI3026	-
L3, 4	3.1mH (120T)	EI2820	-
T1	1.2mH(30T:60T)	EE1614	-
F1	250V, 3A	Fuse	-
TNR	470V	471	-
NTC	10 Ω	10D09	-

Mechanical Dimensions

Package

Dimensions in millimeters

8-DIP




Mechanical Dimensions (Continued)

Package

Dimensions in millimeters

8-SOP



Ordering Information

Product Number	Package	Operating Temperature
KA7540	8-DIP	-25°C ~ +125°C
KA7540D	8-SOP	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.