# 4864 (H) x 3232 (V) Interline CCD Image Sensor

#### Description

The KAI-16070 Image Sensor is a 16-megapixel CCD in a 35 mm optical format. Based on the TRUESENSE 7.4 micron Interline Transfer CCD Platform, the sensor provides very high smear rejection and up to 82 dB linear dynamic range through the use of a unique dual-gain amplifier. Flexible readout architecture enables use of 1, 2, or 4 outputs for full resolution readout up to 8 frames per second, while a vertical overflow drain structure suppresses image blooming and enables electronic shuttering for precise exposure control.

The sensor is available with the TRUESENSE Sparse Color Filter Pattern, a technology which provides a 2x improvement in light sensitivity compared to a standard color Bayer part.

The sensor shares common pin-out and electrical configurations with a full family of ON Semiconductor Interline Transfer CCD image sensors, allowing a single camera design to be leveraged in support of multiple devices.

Table 1. GENERAL SPECIFICATIONS					
Parameter	Typical Value				
Architecture	Interline CCD; Progressive Scan				
Total Number of Pixels	4932 (H) x 3300 (V)				
Number of Effective Pixels	4888 (H) x 3256 (V)				
Number of Active Pixels	4864 (H) x 3232 (V) (15.7 M)				
Pixel Size	7.4 μm (H) x 7.4 μm (V)				
Active Image Size	36.0 mm (H) x 23.9 mm (V) 43.2 mm (diag.) 35 mm Optical Format				
Aspect Ratio	3:2				
Number of Outputs	1, 2, or 4				
Charge Capacity	44,000 electrons				
Output Sensitivity	9.7 μV/e <sup>-</sup> (low), 33 μV/e <sup>-</sup> (high)				
Quantum Efficiency Mono (-AXA, -PXA, -QXA) R, G, B (-CXA) R, G, B (-FXA)	48% 32%, 41%, 39% 33%, 40%, 40%				
Base ISO -AXA -CXA, -PXA -FXA, -PXA	350 130, 310 (respectively) 130, 310 (respectively)				
Read Noise (f = 40 MHz)	12 electrons rms				
Dark Current Photodiode / VCCD	1 / 145 electrons/s				
Dark Current Doubling Temp. Photodiode / VCCD	7°C / 9°C				
Dynamic Range High Gain Amp (40 MHz) Dual Amp, 2x2 Bin (40 MHz)	70 dB 82 dB				
Charge Transfer Efficiency	0.999999				
Blooming Suppression	> 1000 X				
Smear	–115 dB				
Image Lag	< 10 electrons				
Maximum Pixel Clock Speed	40 MHz				
Maximum Frame Rates Quad / Dual / Single Output	8 / 4 / 2 fps				
Package	72 pin PGA				
Cover Glass	AR Coated, 2 Sides				
	at T 4000 unless athematics nated				

#### Table 1. GENERAL SPECIFICATIONS



# **ON Semiconductor®**

www.onsemi.com





#### Features

- Superior Smear Rejection
- Up to 82 dB Linear Dynamic Range
- Bayer Color Pattern, TRUESENSE Sparse Color Filter Pattern, and Monochrome Configurations
- Progressive Scan & Flexible Readout Architecture
- High Frame Rate
- High Sensitivity Low Noise Architecture
- Package Pin Reserved for Device Identification

#### Applications

- Industrial Imaging and Inspection
- Traffic
- Aerial Photography

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 2 of this data sheet.

NOTE: All parameters are specified at T = 40°C unless otherwise noted.

# **ORDERING INFORMATION**

## Table 2. ORDERING INFORMATION

Part Number	Description	Marking Code	
KAI-16070-AXA-JD-B1	Monochrome, Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 1	KAI-16070-AXA Serial Number	
KAI-16070-AXA-JD-B2	Monochrome, Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 2		
KAI-16070-AXA-JD-AE	Monochrome, Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Engineering Grade		
KAI-16070-FXA-JD-B1	Gen2 Color (Bayer RGB), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 1	KAI-16070-FXA Serial Number	
KAI-16070-FXA-JD-B2	Gen2 Color (Bayer RGB), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 2		
KAI-16070-FXA-JD-AE	Gen2 Color (Bayer RGB), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Engineering Grade		
KAI-16070-QXA-JD-B1	Gen2 Color (TRUESENSE Sparse CFA), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 1	KAI–16070–QXA Serial Number	
KAI-16070-QXA-JD-B2	Gen2 Color (TRUESENSE Sparse CFA), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 2		
KAI-16070-QXA-JD-AE	Gen2 Color (TRUESENSE Sparse CFA), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Engineering Grade		
KAI-16070-CXA-JD-B1*	Gen1 Color (Bayer RGB), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 1	KAI-16070-CXA Serial Number	
KAI-16070-CXA-JD-B2*	Gen1 Color (Bayer RGB), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 2		
KAI-16070-CXA-JD-AE*	Gen1 Color (Bayer RGB), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Engineering Grade		
KAI-16070-PXA-JD-B1*	Gen1 Color (TRUESENSE Sparse CFA), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 1	KAI-16070-PXA Serial Number	
KAI-16070-PXA-JD-B2*	Gen1 Color (TRUESENSE Sparse CFA), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 2		
KAI-16070-PXA-JD-AE*	Gen1 Color (TRUESENSE Sparse CFA), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Engineering Grade		

\*Not recommended for new designs.

See the ON Semiconductor *Device Nomenclature* document (TND310/D) for a full description of the naming convention used for image sensors. For reference documentation, including information on evaluation kits, please visit our web site at www.onsemi.com.

#### **DEVICE DESCRIPTION**

#### Architecture FDGcc H2Bd H2Sd H1Bd H1Sd FDGcd RDc H2Bc H2Sc RDd H1Sc H1Bc SUB R2cd R2cd DevID Rc Rd VDDd VDDc VOUTc 1 10 22 12 2432 2432 12 22 0 VOUTd FLD GND GND 22 OGc OGd 12 H2SLc H2SLd V1T V1T V2T V2T V3T V3T V4T V4T 4864H x 3232V ESD -22 12 ESD 12 22 7.4 μm x 7.4 μm Pixels V1B V1B V2B V2B V3B V3B V4B V4B RDa RDb 12 Buffer R2ab R2ab 22 Dark Rb Ra FLD/ (Last VCCD Phase = $V1 \rightarrow H1S$ ) VDDb VDDa 22 12 12 22 VOUTa 1 10 2432 2432 10 1 VOUTb GND GND OGa H2Bb H2Sb H1Bb H1Sb OGh H1Ba H1Sa H2Ba H2Sa FDGal FDGak - SUB H2SLa H2SLb

Figure 2. Block Diagram

#### **Dark Reference Pixels**

There are 22 dark reference rows at the top and 22 dark rows at the bottom of the image sensor. The dark rows are not entirely dark and so should not be used for a dark reference level. Use the 22 dark columns on the left or right side of the image sensor as a dark reference.

Under normal circumstances use only the center 20 columns of the 22 column dark reference due to potential light leakage.

#### **Dummy Pixels**

Within each horizontal shift register there are 11 leading additional shift phases. These pixels are designated as dummy pixels and should not be used to determine a dark reference level.

In addition, there is one dummy row of pixels at the top and bottom of the image.

#### Active Buffer Pixels

12 unshielded pixels adjacent to any leading or trailing dark reference regions are classified as active buffer pixels. These pixels are light sensitive but are not tested for defects and non–uniformities.

#### Image Acquisition

An electronic representation of an image is formed when incident photons falling on the sensor plane create electron-hole pairs within the individual silicon photodiodes. These photoelectrons are collected locally by the formation of potential wells at each photosite. Below photodiode saturation, the number of photoelectrons collected at each pixel is linearly dependent upon light level and exposure time and non-linearly dependent on wavelength. When the photodiodes charge capacity is reached, excess electrons are discharged into the substrate to prevent blooming.

#### **ESD** Protection

Adherence to the power-up and power-down sequence is critical. Failure to follow the proper power-up and

power-down sequences may cause damage to the sensor. See Power-Up and Power-Down Sequence section.

#### **Bayer Color Filter Pattern**




Figure 3. Bayer Color Filter Pattern

#### **TRUESENSE Sparse Color Filter Pattern**





Figure 4. TRUESENSE Sparse Color Filter Pattern

# PHYSICAL DESCRIPTION

**Pin Description and Device Orientation** 



#### Figure 5. Package Pin Designations – Top View

#### Table 3. PIN DESCRIPTION

Pin	Name	Description
1	V3B	Vertical CCD Clock, Phase 3, Bottom
[2]		[No Pin – Keyed]
3	V1B	Vertical CCD Clock, Phase 1, Bottom
4	V4B	Vertical CCD Clock, Phase 4, Bottom
5	VDDa	Output Amplifier Supply, Quadrant a
6	V2B	Vertical CCD Clock, Phase 2, Bottom
7	GND	Ground
8	VOUTa	Video Output, Quadrant a
9	Ra	Reset Gate, Standard (High) Gain, Quadrant a
10	RDa	Reset Drain, Quadrant a
11	H2SLa	Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant a
12	OGa	Output Gate, Quadrant a
13	H1Ba	Horizontal CCD Clock, Phase 1, Barrier, Quadrant a
14	H2Ba	Horizontal CCD Clock, Phase 2, Barrier, Quadrant a
15	H2Sa	Horizontal CCD Clock, Phase 2, Storage, Quadrant a
16	H1Sa	Horizontal CCD Clock, Phase 1, Storage, Quadrant a
17	SUB	Substrate
18	FDGab	Fast Line Dump Gate, Bottom
19	R2ab	Reset Gate, Low Gain, Quadrants a & b
20	FDGab	Fast Line Dump Gate, Bottom
21	H2Sb	Horizontal CCD Clock, Phase 2, Storage, Quadrant b
22	H1Sb	Horizontal CCD Clock, Phase 1, Storage, Quadrant b
23	H1Bb	Horizontal CCD Clock, Phase 1, Barrier, Quadrant b
24	H2Bb	Horizontal CCD Clock, Phase 2, Barrier, Quadrant b
25	H2SLb	Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b
26	OGb	Output Gate, Quadrant b
27	Rb	Reset Gate, Standard (High) Gain, Quadrant b
28	RDb	Reset Drain, Quadrant b
29	GND	Ground
30	VOUTb	Video Output, Quadrant b
31	VDDb	Output Amplifier Supply, Quadrant b
32	V2B	Vertical CCD Clock, Phase 2, Bottom
33	V1B	Vertical CCD Clock, Phase 1, Bottom
34	V4B	Vertical CCD Clock, Phase 4, Bottom
35	V3B	Vertical CCD Clock, Phase 3, Bottom
36	ESD	ESD Protection Disable

72ESDESD Protection Disable71V3TVertical CCD Clock, Phase 3, Top70V4TVertical CCD Clock, Phase 4, Top69V1TVertical CCD Clock, Phase 1, Top68V2TVertical CCD Clock, Phase 2, Top67VDDcOutput Amplifier Supply, Quadrant c66GNDGround64RDcReset Drain, Quadrant c63RcReset Gate, Standard (High) Gain, Quadrant c61H2SLcHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c60H2BcHorizontal CCD Clock, Phase 2, Barrier, Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Storage, Quadrant c57H2ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55R2cdReset Gate, Low Gain, Quadrants c & d54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Storage, Quadrant d44OGdOutput Gate, Quadrant d45RdReset Drain, Quadrant d46RDdReset Drain, Quadrant d47H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d46RDdReset Drain, Quadrant d47H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d48O	Pin	Name	Description
70V4TVertical CCD Clock, Phase 4, Top69V1TVertical CCD Clock, Phase 1, Top68V2TVertical CCD Clock, Phase 2, Top67VDDcOutput Amplifier Supply, Quadrant c66VOUTcVideo Output, Quadrant c63RcReset Drain, Quadrant c63RcReset Standard (High) Gain, Quadrant c61H2SLcHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c60H2BcHorizontal CCD Clock, Phase 2, Barrier, Quadrant c69H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c57H2ScHorizontal CCD Clock, Phase 2, Storage, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55R2cdReset Gate, Low Gain, Quadrants c & d54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Storage, Quadrant d44OGdOutput Gate, Quadrant d45RdReset Drain, Quadrant d46RDdReset Drain, Quadrant d45RdReset Gate, Standard (High) Gain, Quadrant d44VOUTdVideo Output, Quadrant d45RdReset Gate, St	72	ESD	ESD Protection Disable
69V1TVertical CCD Clock, Phase 1, Top68V2TVertical CCD Clock, Phase 2, Top67VDDcOutput Amplifier Supply, Quadrant c66VOUTcVideo Output, Quadrant c65GNDGround64RDcReset Drain, Quadrant c63RcReset Gate, Standard (High) Gain, Quadrant c61H2SLcHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c60H2BcHorizontal CCD Clock, Phase 2, Barrier, Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Barrier, Quadrant c56FDGcdFast Line Dump Gate, Top55R2cdReset Gate, Low Gain, Quadrants c & d54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Storage, Quadrant d48OGdOutput Gate, Quadrant d49H1BdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d44VOUTdVideo Output, Quadrant d45RdReset Drain, Quadrant d46RDdReset Drain, Quadrant d45Rd<	71	V3T	Vertical CCD Clock, Phase 3, Top
68V2TVertical CCD Clock, Phase 2, Top67VDDcOutput Amplifier Supply, Quadrant c66VOUTcVideo Output, Quadrant c65GNDGround64RDcReset Drain, Quadrant c63RcReset Standard (High) Gain, Quadrant c62OGcOutput Gate, Quadrant c61H2SLcHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c60H2BcHorizontal CCD Clock, Phase 2, Barrier, Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c57H2ScHorizontal CCD Clock, Phase 2, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d52H1SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Storage, Quadrant d41H2SLHorizontal CCD Clock, Phase 2, Storage, Quadrant d43GGdOutput Gate, Quadrant d44H2SLHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d45RdReset Drain, Quadrant d44VOUTdVideo Output, Quadrant d45RdReset Drain, Quadrant d46 <td>70</td> <td>V4T</td> <td>Vertical CCD Clock, Phase 4, Top</td>	70	V4T	Vertical CCD Clock, Phase 4, Top
67VDDcOutput Amplifier Supply, Quadrant c66VOUTcVideo Output, Quadrant c65GNDGround64RDcReset Drain, Quadrant c63RcReset Orain, Quadrant c63RcReset Gate, Standard (High) Gain, Quadrant c61H2SLcHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c60H2BcHorizontal CCD Clock, Phase 2, Barrier, Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55R2cdReset Gate, Low Gain, Quadrants c & d54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d54H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d55R2cdReset Davintal CCD Clock, Phase 2, Storage, Quadrant d64HDdHorizontal CCD Clock, Phase 2, Storage, Quadrant d55H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d48OGdOutput Gate, Quadrant d44VOUTd <td>69</td> <td>V1T</td> <td>Vertical CCD Clock, Phase 1, Top</td>	69	V1T	Vertical CCD Clock, Phase 1, Top
66VOUTcVideo Output, Quadrant c66GNDGround64RDcReset Drain, Quadrant c63RcReset Gate, Standard (High) Gain, Quadrant c62OGcOutput Gate, Quadrant c61H2SLcHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c60H2BcHorizontal CCD Clock, Phase 2, Barrier, Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55R2cdReset Gate, Low Gain, Quadrants c & d54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d53SUBSubstrate54FDGcdFast Line Dump Gate, Top55R2cdHorizontal CCD Clock, Phase 1, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Storage, Quadrant d49H1BdHorizontal CCD Clock, Phase 2, Storage, Quadrant d44OGdOutput Gate, Quadrant d45RdReset Drain, Quadrant d46RDdReset Drain, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d43	68	V2T	Vertical CCD Clock, Phase 2, Top
65GNDGround64RDcReset Drain, Quadrant c63RcReset Gate, Standard (High) Gain, Quadrant c62OGcOutput Gate, Quadrant c61H2SLcHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c60H2BcHorizontal CCD Clock, Phase 2, Barrier, Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c57H2ScHorizontal CCD Clock, Phase 2, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55R2cdReset Gate, Low Gain, Quadrants c & d54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Storage, Quadrant d54PDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d54PDGcdFast Line Dump Gate, Top55RdReset Cate, Standard d48OGdOutput Gate, Quadrant d49H1BdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d48OGdOutput Gate, Standard (High) Gain, Quadrant d44VOUTd <t< td=""><td>67</td><td>VDDc</td><td>Output Amplifier Supply, Quadrant c</td></t<>	67	VDDc	Output Amplifier Supply, Quadrant c
64RDcReset Drain, Quadrant c63RcReset Gate, Standard (High) Gain, Quadrant c62OGcOutput Gate, Quadrant c61H2SLcHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c60H2BcHorizontal CCD Clock, Phase 2, Barrier, Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Barrier, Quadrant c57H2ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55R2cdReset Gate, Low Gain, Quadrants c & d54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Storage, Quadrant d54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d54H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d56FDGcdFast Line Dump Gate, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDd <td< td=""><td>66</td><td>VOUTc</td><td>Video Output, Quadrant c</td></td<>	66	VOUTc	Video Output, Quadrant c
63RcReset Gate, Standard (High) Gain, Quadrant c62OGcOutput Gate, Quadrant c61H2SLcHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c60H2BcHorizontal CCD Clock, Phase 2, Barrier, Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Barrier, Quadrant c57H2ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55R2cdReset Gate, Low Gain, Quadrants c & d54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Storage, Quadrant d48OGdOutput Gate, Quadrant d44H0HHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d44VOUTdVideo Output, Quadrant d45RdReset Gate, Standard (High) Gain, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround44VOUTdVideo Output, Quadrant d43GNDGround44VDIdOutput Amplifier Supply, Quadrant d43GNDGround44VDIDdOutput Amplifier Supply, Quadrant d	65	GND	Ground
AllQuadrant c62OGcOutput Gate, Quadrant c61H2SLcHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c60H2BcHorizontal CCD Clock, Phase 2, Barrier, Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Barrier, Quadrant c57H2ScHorizontal CCD Clock, Phase 2, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55R2cdReset Gate, Low Gain, Quadrants c & d54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDdReset Drain, Quadrant d45RdReset Gate, Standard (High) Gain, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround44VDUdVideo Output, Quadrant d43GNDGround44VDIMOutput Amplifier Supply, Quadrant d43DevIDOutput Amplifier Supply, Quadrant d44VDIMVideo ICD Clock, Phase 4, Top39<	64	RDc	Reset Drain, Quadrant c
61H2SLcHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c60H2BcHorizontal CCD Clock, Phase 2, Barrier, Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c57H2ScHorizontal CCD Clock, Phase 2, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55R2cdReset Gate, Low Gain, Quadrants c & d54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Storage, Quadrant d49H1BdHorizontal CCD Clock, Phase 2, Storage, Quadrant d41H2BdHorizontal CCD Clock, Phase 2, Storage, Quadrant d43GGdOutput Gate, Quadrant d44VOUTdVideo Output, Quadrant d45RdReset Drain, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top38DevIDDevice Identification	63	Rc	
Storage, Last Phase, Quadrant c60H2BcHorizontal CCD Clock, Phase 2, Barrier, Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c57H2ScHorizontal CCD Clock, Phase 2, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant c53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Storage, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 1, Barrier, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDdReset Drain, Quadrant d45RdReset Drain, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround44VOUTdVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top38DevIDDevice Identification	62	OGc	Output Gate, Quadrant c
AllowQuadrant c59H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c57H2ScHorizontal CCD Clock, Phase 2, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55R2cdReset Gate, Low Gain, Quadrants c & d54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Storage, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDdReset Drain, Quadrant d45RdReset Gate, Standard (High) Gain, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround44V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	61	H2SLc	
Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c57H2ScHorizontal CCD Clock, Phase 2, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55R2cdReset Gate, Low Gain, Quadrants c & d54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d49H1BdHorizontal CCD Clock, Phase 1, Barrier, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround44VOUTdVideo Output, Quadrant d43GNDGround44VDDdOutput Amplifier Supply, Quadrant d43DevIDDevice Identification	60	H2Bc	
Storage, Quadrant c57H2ScHorizontal CCD Clock, Phase 2, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55R2cdReset Gate, Low Gain, Quadrants c & d54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d49H1BdHorizontal CCD Clock, Phase 1, Barrier, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDdReset Drain, Quadrant d45RdReset Gate, Standard (High) Gain, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d42V2TVertical CCD Clock, Phase 4, Top38DevIDDevice Identification	59	H1Bc	
Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55R2cdReset Gate, Low Gain, Quadrants c & d54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d49H1BdHorizontal CCD Clock, Phase 1, Barrier, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDdReset Drain, Quadrant d45RdReset Gate, Standard (High) Gain, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top38DevIDDevice Identification	58	H1Sc	
55R2cdReset Gate, Low Gain, Quadrants c & d54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d49H1BdHorizontal CCD Clock, Phase 1, Barrier, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDdReset Drain, Quadrant d45RdReset Gate, Standard (High) Gain, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	57	H2Sc	
54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d49H1BdHorizontal CCD Clock, Phase 1, Barrier, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDdReset Drain, Quadrant d45RdReset Gate, Standard (High) Gain, Quadrant d44VOUTdVideo Output, Quadrant d42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top38DevIDDevice Identification	56	FDGcd	Fast Line Dump Gate, Top
53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d49H1BdHorizontal CCD Clock, Phase 1, Barrier, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDdReset Drain, Quadrant d43GNDGround44VOUTdVideo Output, Quadrant d43GNDGround44VDDdOutput Amplifier Supply, Quadrant d43OUTVertical CCD Clock, Phase 2, Top41VDDDutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top38DevIDDevice Identification	55	R2cd	Reset Gate, Low Gain, Quadrants c & d
52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d49H1BdHorizontal CCD Clock, Phase 1, Barrier, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDdReset Drain, Quadrant d45RdReset Gate, Standard (High) Gain, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top38DevIDDevice Identification	54	FDGcd	Fast Line Dump Gate, Top
Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d49H1BdHorizontal CCD Clock, Phase 1, Barrier, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDd47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDd47Reset Drain, Quadrant d43GND44VOUTdVideo Output, Quadrant d42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top38DevIDDevice Identification	53	SUB	Substrate
Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d49H1BdHorizontal CCD Clock, Phase 1, Barrier, Quadrant d48OGd47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDd45RdReset Drain, Quadrant d43GND44VOUTdVideo Output, Quadrant d43GND41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top38DevIDDevice Identification	52	H1Sd	
Quadrant d49H1BdHorizontal CCD Clock, Phase 1, Barrier, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDdReset Drain, Quadrant d45RdReset Gate, Standard (High) Gain, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top38DevIDDevice Identification	51	H2Sd	
Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDdReset Drain, Quadrant d45RdReset Gate, Standard (High) Gain, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	50	H2Bd	
47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDdReset Drain, Quadrant d45RdReset Gate, Standard (High) Gain, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	49	H1Bd	
Storage, Last Phase, Quadrant d46RDdReset Drain, Quadrant d45RdReset Gate, Standard (High) Gain, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	48	OGd	Output Gate, Quadrant d
45RdReset Gate, Standard (High) Gain, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	47	H2SLd	
Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	46	RDd	Reset Drain, Quadrant d
43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	45	Rd	
42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	44	VOUTd	Video Output, Quadrant d
41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	43	GND	Ground
40V4TVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	42	V2T	Vertical CCD Clock, Phase 2, Top
39 V1T Vertical CCD Clock, Phase 1, Top   38 DevID Device Identification	41	VDDd	Output Amplifier Supply, Quadrant d
38 DevID Device Identification	40	V4T	Vertical CCD Clock, Phase 4, Top
	39	V1T	Vertical CCD Clock, Phase 1, Top
37 V3T Vertical CCD Clock, Phase 3, Top	38	DevID	Device Identification
	37	V3T	Vertical CCD Clock, Phase 3, Top

1. Liked named pins are internally connected and should have a common drive signal.

# **IMAGING PERFORMANCE**

#### **Table 4. TYPICAL OPERATION CONDITIONS**

Unless otherwise noted, the Imaging Performance Specifications are measured using the following conditions.

Description	Condition	Notes
Light Source	Continuous red, green and blue LED illumination	For monochrome sensor, only green LED used.
Operation	Nominal operating voltages and timing	

#### Table 5. SPECIFICATIONS - ALL CONFIGURATIONS

Description	Symbol	Min.	Nom.	Max.	Units	Sam- pling Plan	Temperature Tested At (°C)	Notes
Dark Field Global Non-Uniformity	DSNU	_	_	5	mVpp	Die	27, 40	
Bright Field Global Non-Uniformity		_	2	12	%rms	Die	27, 40	1
Bright Field Global Peak to Peak Non- Uniformity	PRNU	-	10	30	%pp	Die	27, 40	1
Bright Field Center Non–Uniformity		-	1	2	%rms	Die	27, 40	1
Maximum Photo-response Nonlinearity High Gain (4,000 to 20,000 electrons) High Gain (4,000 to 40,000 electrons) Low Gain (8,000 to 80,000 electrons)	NL_HG1 NL_HG2 NL_LG1	- - -	2 3 6	- - -	%	Design		2
Maximum Gain Difference Between Outputs	ΔG	-	10	-	%	Design		2
Horizontal CCD Charge Capacity	HNe	-	90	-	ke⁻	Design		
Vertical CCD Charge Capacity	VNe	-	60	-	ke⁻	Design		
Photodiode Charge Capacity	PNe	-	44	-	ke⁻	Die	27, 40	3
Floating Diffusion Capacity – High Gain	Fne_HG	40	-	-	ke⁻	Die	27, 40	
Floating Diffusion Capacity – Low Gain	Fne_LG	160	-	-	ke⁻	Die	27, 40	
Linear Saturation Level – High Gain	Lsat_HG	-	40	-	ke⁻	Design		
Linear Saturation Level – Low Gain	Lsat_LG	-	160	-	ke⁻	Design		
Horizontal CCD Charge Transfer Efficiency	HCTE	0.999995	0.999999	-		Die		
Vertical CCD Charge Transfer Efficiency	VCTE	0.999995	0.999999	-		Die		
Photodiode Dark Current	lpd	-	2	70	e/p/s	Die	40	
Vertical CCD Dark Current	lvd	-	200	600	e/p/s	Die	40	
Image Lag	Lag	-	-	10	e-	Design		
Antiblooming Factor	Xab	1000	-	-		Design		
Vertical Smear	Smr	-	-115	-	dB	Design		
Read Noise (High Gain / Low Gain)	n <sub>e-T</sub>	-	12 / 45	-	e⁻rms	Design		4
Dynamic Range, Standard	DR	-	70.5	-	dB	Design		4, 5
Dynamic Range, Extended Linear Dynamic Range Mode (XLDR)	XLDR	-	82.5	-	dB	Design		4, 5
Output Amplifier DC Offset	V <sub>odc</sub>	5	9.0	14	V	Die	27, 40	
Output Amplifier Bandwidth	f <sub>-3db</sub>	-	250	-	MHz	Design		6
Output Amplifier Impedance	R <sub>OUT</sub>	100	127	200	Ω	Die	27, 40	
Output Amplifier Sensitivity High Gain Low Gain	ΔV/ΔΝ	- -	33 9.7		μV/e⁻	Design		

1. Per color

 Yel color
Value is over the range of 10% to 90% of photodiode saturation.
The operating value of the substrate voltage, VAB, will be marked on the shipping container for each device. The value of VAB is set such that the photodiode charge capacity is 1450 mV. This value is determined while operating the device in the low gain mode. VAB level assigned is valid for both modes; high gain or low gain. 4. At 40 MHz

Uses 20LOG (PNe/ n<sub>e-T</sub>)
Assumes 5 pF load.

Description	Symbol	Min.	Nom.	Max.	Units	Sampling Plan	Temperature Tested At (°C)	Notes
Peak Quantum Efficiency	QE <sub>max</sub>	-	48	-	%	Design		
Peak Quantum Efficiency Wavelength	λQE	-	500	-	nm	Design		

#### Table 6. KAI-16070-AXA, KAI-16070-PXA, AND KAI-16070-QXA CONFIGURATIONS

1. This color filter set configuration (Gen1) is not recommended for new designs.

#### Table 7. KAI-16070-FXA AND KAI-16070-QXA GEN2 COLOR CONFIGURATIONS WITH MAR GLASS

Description		Symbol	Min.	Nom.	Max.	Units	Sampling Plan	Temperature Tested At (°C)	Notes
Peak Quantum Efficiency	Blue Green Red	QE <sub>max</sub>	-	40 40 34	_	%	Design		
Peak Quantum Efficiency Wavelength	Blue Green Red	λQE	-	460 535 605	-	nm	Design		

#### Table 8. KAI-16070-CXA AND KAI-16070-PXA GEN1 COLOR CONFIGURATIONS WITH MAR GLASS

Description		Symbol	Min.	Nom.	Max.	Units	Sampling Plan	Temperature Tested At (°C)	Notes
Peak Quantum Efficiency	Blue Green Red	QE <sub>max</sub>	_	39 41 32	-	%	Design		1
Peak Quantum Efficiency Wavelength	Blue Green Red	λQE	-	470 540 620	-	nm	Design		1

1. This color filter set configuration (Gen1) is not recommended for new designs.

# Linear Signal Range

High Gain




Figure 6. High Gain Linear Signal Range

Low Gain




Figure 7. Low Gain Linear Signal Range

# **TYPICAL PERFORMANCE CURVES**

#### **Quantum Efficiency**

Monochrome with Microlens





Figure 8. Monochrome with Microlens Quantum Efficiency



Color (Bayer RGB) with Microlens (Gen2 and Gen1 CFA)

Figure 9. Color (Bayer) with Microlens Quantum Efficiency

Color (TRUESENSE Sparse CFA) with Microlens (Gen2 and Gen1 CFA)




Figure 10. Color (TRUESENSE Sparse CFA) with Microlens Quantum Efficiency

# Angular Quantum Efficiency

For the curves marked "Horizontal", the incident light angle is varied in a plane parallel to the HCCD.

For the curves marked "Vertical", the incident light angle is varied in a plane parallel to the VCCD.

#### **Monochrome with Microlens**





Figure 11. Monochrome with Microlens Angular Quantum Efficiency



#### Dark Current versus Temperature

Figure 12. Dark Current versus Temperature




Figure 13. Power

#### **Frame Rates**




Figure 14. Frame Rates

# **DEFECT DEFINITIONS**

#### Table 9. OPERATION CONDITIONS FOR DEFECT TESTING AT 40°C

Description	Condition	Notes
Operational Mode	One output using VOUTa, continuous readout	
HCCD Clock Frequency	20 MHz	
Pixels Per Line	5000	1
Lines Per Frame	3354	2
Line Time	266 µsec	
Frame Time	894 msec	
Photodiode Integration Time	PD_Tint = Frame Time = 894 msec, no electronic shutter used	
Temperature	40°C	
Light Source	Continuous red, green and blue LED illumination	3
Operation	Nominal operating voltages and timing	

1. Horizontal overclocking used.

Vertical overclocking used.
For monochrome sensor, only the green LED is used.

#### Table 10. DEFECT DEFINITIONS FOR TESTING AT 40°C

Description	Definition	Grade 1	Grade 2 Mono	Grade 2 Color	Notes
Major dark field defective bright pixel	PD_Tint = Frame Time; Defect $\geq$ 325 mV	150	300	300	1
Major bright field defective dark pixel	Defect ≥ 15%				
Minor dark field defective bright pixel	PD_Tint = Frame Time; Defect $\geq$ 163 mV	1500	3000	3000	
Cluster defect	A group of 2 to 19 contiguous major defective pixels, but no more than 4 adjacent defects horizontally.	30	30	30	2
Column defect	A group of more than 10 contiguous major defective pixels along a single column	0	4	15	2

1. For the color devices (KAI-16070-CXA and KAI-16070-PXA), a bright field defective pixel deviates by 12% with respect to pixels of the same color.

2. Column and cluster defects are separated by no less than two (2) good pixels in any direction (excluding single pixel defects).

3. Tested at 40°C with no electronic shutter used.

### Table 11. OPERATION CONDITIONS FOR DEFECT TESTING AT 27°C

Description	Condition	Notes
Operational Mode	Two outputs, using VOUTa and VOUTc, continuous readout	
HCCD Clock Frequency	20 MHz	
Pixels Per Line	5000	1
Lines Per Frame	3354	2
Line Time	266 μsec	
Frame Time	894 msec	
Photodiode Integration Time (PD_Tint)	PD_Tint = Frame Time = 894 msec, no electronic shutter used	
Temperature	27°C	
Light Source	Continuous red, green and blue LED illumination	3
Operation	Nominal operating voltages and timing	

1. Horizontal overclocking used.

2. Vertical overclocking used.

3. For monochrome sensor, only the green LED is used.

# Table 12. DEFECT DEFINITIONS FOR TESTING AT 27°C

Description	Definition	Grade 1	Grade 2 Mono	Grade 2 Color	Notes
Major dark field defective bright pixel	$PD_Tint = Frame Time \rightarrow Defect \ge 100 mV$	150	300	300	1
Major bright field defective dark pixel	Defect ≥ 15%				
Minor dark field defective bright pixel	$PD_Tint = Frame Time; Defect \ge 52 mV$	1500	3000	3000	
Cluster defect	A group of 2 to 19 contiguous major defective pixels, but no more than 4 adjacent defects horizontally.	30	30	30	2
Column defect	A group of more than 10 contiguous major defective pixels along a single column	0	4	15	2

1. For the color devices (KAI-16070-CXA and KAI-16070-PXA), a bright field defective pixel deviates by 12% with respect to pixels of the same color.

2. Column and cluster defects are separated by no less than two (2) good pixels in any direction (excluding single pixel defects).

3. Tested at 27°C with no electronic shutter used.

#### **Defect Map**

The defect map supplied with each sensor is based upon testing at an ambient (27°C) temperature. Minor point

defects are not included in the defect map. All defective pixels are reference to pixel 1, 1 in the defect maps. See Figure 15: Regions of interest for the location of pixel 1,1.

# **TEST DEFINITIONS**

#### **Test Regions of Interest**

Image Area ROI:Pixel (1, 1) to Pixel (4888, 3256)Active Area ROI:Pixel (13, 13) to Pixel (4876, 3244)Center ROI:Pixel (2345, 1527) to Pixel (2444, 1628)Only the Active Area ROI pixels are used for performance and defect tests.

#### Overclocking

The test system timing is configured such that the sensor is overclocked in both the vertical and horizontal directions. See Figure 15 for a pictorial representation of the regions of interest.




Figure 15. Regions of Interest

#### Tests

#### Dark Field Global Non–Uniformity

This test is performed under dark field conditions. The sensor is partitioned into 1 mm x 1 mm sub regions, each of which is 135 by 135 pixels in size. The average signal level of each of the sub regions of interest is calculated. The signal level of each of the sub regions of interest is calculated using the following formula:

Signal of ROI[i] = (ROI Average in counts – Horizontal overclock average in counts) \* mV per count

Where i = 1 to total # of sub regions. During this calculation on the sub regions of interest, the maximum and

$$GlobalNon-Uniformity = 100 \times \left(\frac{ActiveAreaStandardDeviation}{ActiveAreaSignal}\right)$$

Units: %rms.

Active Area Signal = Active Area Average - Dark Column Average

#### Global Peak to Peak Non-Uniformity

This test is performed with the imager illuminated to a level such that the output is at 70% of saturation (approximately 924 mV). Prior to this test being performed the substrate voltage has been set such that the charge capacity of the sensor is 1320 mV. The sensor is partitioned into sub regions of interest, each of which is 135 by 135

GlobalUniformity =  $100 \times \frac{\text{MaximumSignal} - \text{MinimumSignal}}{100 \times 100}$ 

Units: %pp

#### Center Non–Uniformity

This test is performed with the imager illuminated to a level such that the output is at 70% of saturation (approximately 924 mV). Prior to this test being performed

Center ROI Uniformity = 
$$100 \times \left(\frac{\text{Center ROI Standard Deviation}}{\text{Center ROI Signal}}\right)$$

Units: %rms.

Center ROI Signal = Center ROI Average - Dark Column Average

# Dark Field Defect Test

This test is performed under dark field conditions. The sensor is partitioned into 1 mm x 1 mm sub regions, each of which is 135 by 135 pixels in size. In each region of interest, the median value of all pixels is found. For each region of interest, a pixel is marked defective if it is greater than or equal to the median value of that region of interest plus the defect threshold specified in the "Defect Definitions" section.

# Bright Field Defect Test

This test is performed with the imager illuminated to a level such that the output is at approximately 924 mV. Prior

minimum signal levels are found. The dark field global uniformity is then calculated as the maximum signal found minus the minimum signal level found.

Units: mVpp (millivolts peak to peak)

# Global Non–Uniformity

This test is performed with the imager illuminated to a level such that the output is at 70% of saturation (approximately 924 mV). Prior to this test being performed the substrate voltage has been set such that the charge capacity of the sensor is 1320 mV. Global non-uniformity is defined as

<u>n</u>)

pixels in size. The average signal level of each of the before mentioned sub regions of interest (ROI) is calculated. The signal level of each of the sub regions of interest is calculated using the following formula:

Signal of ROI[i] = (ROI Average in counts - Horizontal overclock average in counts) \* mV per count

Where i = 1 to total # of sub regions. During this calculation on the sub regions of interest, the maximum and minimum signal levels are found. The global peak to peak uniformity is then calculated as:

the substrate voltage has been set such that the charge capacity of the sensor is 1320 mV. Defects are excluded for the calculation of this test. This test is performed on the center 100 by 100 pixels of the sensor. Center uniformity is defined as:

to this test being performed the substrate voltage has been set

such that the charge capacity of the sensor is 1320 mV. The average signal level of all active pixels is found. The bright and dark thresholds are set as: Dark defect threshold = Active Area Signal \* threshold Bright defect threshold = Active Area Signal \* threshold

ActiveAreaSignal

The sensor is then partitioned into 1 mm x 1 mm sub regions of interest, each of which is 135 by 135 pixels in size. In each region of interest, the average value of all pixels is found. For each region of interest, a pixel is marked defective if it is greater than or equal to the median value of that region of interest plus the bright threshold specified or if it is less than or equal to the median value of that region of interest minus the dark threshold specified.

Example for major bright field defective pixels:

- Average value of all active pixels is found to be 924 mV
- Dark defect threshold: 924 mV \* 15% = 138 mV
- Bright defect threshold: 924 mV \* 15% = 138 mV
- Region of interest #1 selected. This region of interest is pixels 13, 13 to pixels 147, 147.
  - Median of this region of interest is found to be 918 mV.
  - Any pixel in this region of interest that is ≥ (918 + 138 mV) 1062 mV in intensity will be marked defective.
  - Any pixel in this region of interest that is ≤ (918 - 138 mV) 780 mV in intensity will be marked defective.
- All remaining sub regions of interest are analyzed for defective pixels in the same manner. Any remaining factor of pixels less than 135 pixels that are not covered by this moving ROI is placed over the remaining pixels at the active area boundary. A portion of pixels that were tested in the previous ROI will be retested to keep the test ROI at a full 135 by 135 pixels.

### OPERATION

#### Table 13. ABSOLUTE MAXIMUM RATINGS

Description	Symbol	Minimum	Maximum	Units	Notes
Operating Temperature	T <sub>OP</sub>	-50	+70	°C	1
Humidity	RH	+5	+90	%	2
Output Bias Current	l <sub>out</sub>		60	mA	3
Off-chip Load	CL		10	pF	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Noise performance will degrade at higher temperatures.

2. T = 25°C. Excessive humidity will degrade MTTF.

 Total for all outputs. Maximum current is -15 mA for each output. Avoid shorting output pins to ground or any low impedance source during operation. Amplifier bandwidth increases at higher current and lower load capacitance at the expense of reduced gain (sensitivity).

#### Table 14. ABSOLUTE MAXIMUM VOLTAGE RATINGS BETWEEN PINS AND GROUND

Description	Minimum	Maximum	Units	Notes
VDDα, VOUTα	-0.4	17.5	V	1
RDα	-0.4	15.5	V	1
V1B, V1T	ESD – 0.4	ESD + 24.0	V	
V2B, V2T, V3B, V3T, V4B, V4T	ESD – 0.4	ESD + 14.0	V	
FDGab, FDGcd	ESD – 0.4	ESD + 14.0	V	
H1Sa, H1Ba, H2Sa, H2Ba, H2SLa, Ra, OGa	ESD – 0.4	ESD + 14.0	V	1
ESD	-10.0	0.0	V	
SUB	-0.4	+40.0	V	2

1.  $\alpha$  denotes a, b, c or d

2. Refer to Application Note Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions.

#### KAI-29050 Compatibility

The KAI–16070 is pin–for–pin compatible with a camera designed for the KAI–29050 image sensor with the following accommodations:

- 1. To operate in accordance with a system designed for KAI–29050, the target substrate voltage should be set to be 2.0 V higher than the value recorded on the KAI–16070 shipping container. This setting will cause the charge capacity to be limited to 20 Ke<sup>-</sup> (or 660 mV).
- 2. On the KAI–16070, pins 19 (R2ab) and 55 (R2cd) should be left floating per the KAI–29050 Device Performance Specification.
- 3. The KAI-16070 will operate in only the high gain mode (33  $\mu$ V/e).
- 4. All timing and voltages are taken from the KAI–29050 specification sheet.

- 5. The number of horizontal and vertical CCD clock cycles is reduced as appropriate.
- 6. In addition, if the intent is to operate the KAI-16070 image sensor in a camera designed for the KAI-29050 sensor that has been modified to accept and process the full 40,000 e<sup>-</sup> (1,320 mV) output, the following changes to the following voltage bias must be made:

Voltage Bias Differences	KAI-29050	KAI-16070
Pins 10, 28, 46, and 64	12.0 V per the specification	Increase this value to 12.6 V

NOTE: To make use of the low gain mode or dual gain mode the KAI-16070 voltages and timing specification must be used.

#### Reset Pin, Low Gain (R2ab and R2cd)

The R2ab and R2bc (pins 19 and 55) each have an internal circuit to bias the pins to 4.3 V. This feature assures the device is set to operate in the high gain mode when pins 19

and 55 are not connected in the application to a clock driver (for KAI–29050 compatibility). Typical capacitor coupled drivers will not drive this structure.





Figure 16. Equivalent Circuit for Reset Gate, Low Gain (R2ab and R2cd)

#### Power-Up and Power-Down Sequence

Adherence to the power-up and power-down sequence is critical. Failure to follow the proper power-up and power-down sequences may cause damage to the sensor.






#### Notes:

- 7. Activate all other biases when ESD is stable and SUB is above 3 V
- 8. Do not pulse the electronic shutter until ESD is stable
- 9. VDD cannot be +15 V when SUB is 0 V
- 10. The image sensor can be protected from an accidental improper ESD voltage by current limiting the SUB current to less than 10 mA. SUB and VDD must always be greater than GND. ESD must always be less than GND. Placing diodes between SUB, VDD, ESD and ground will protect the sensor from accidental overshoots of SUB, VDD and ESD during power on and power off. See the figure below.

The VCCD clock waveform must not have a negative overshoot more than 0.4 V below the ESD voltage.





Example of external diode protection for SUB, VDD and ESD.  $\alpha$  denotes a, b, c or d




Figure 19.

#### Table 15. DC BIAS OPERATING CONDITIONS

Description	Pins	Symbol	Minimum	Nominal	Maximum	Units	Maximum DC Current	Notes
Reset Drain	RDα	RD	+12.4	+12.6	+12.8	V	10 μA	1, 9
Output Gate	OGα	OG	-2.2	-2.0	-1.8	V	10 μA	1
Output Amplifier Supply	VDDα	VDD	+14.5	+15.0	+15.5	V	11.0 mA	1,2
Ground	GND	GND	0.0	0.0	0.0	V	–1.0 mA	
Substrate	SUB	VSUB	+5.0	VAB	VDD	V	50 μA	3, 8
ESD Protection Disable	ESD	ESD	-9.5	-9.0	Vx_L	V	50 μA	6, 7, 10
Output Bias Current	VOUTα	lout	-3.0	-5.0	-10.0	mA		1, 4, 5

1.  $\alpha$  denotes a, b, c or d

2. The maximum DC current is for one output. Idd = lout + Iss. See Figure 20.

3. The operating value of the substrate voltage, VAB, will be marked on the shipping container for each device. The value of VAB is set such that the photodiode charge capacity is the nominal PNe (see Specifications).

4. An output load sink must be applied to each VOUT pin to activate each output amplifier.

5. Nominal value required for 40 MHz operation per output. May be reduced for slower data rates and lower noise.

6. Adherence to the power-up and power-down sequence is critical. See Power-Up and Power-Down Sequence section.

7. ESD maximum value must be less than or equal to V1\_L + 0.4 V and V2\_L + 0.4 V

8. Refer to Application Note Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions

9. 12.0 V may be used if the total output signal desired is 20,000 e<sup>-</sup> or less.

10. Where Vx\_L is the level set for V1\_L, V2\_L, V3\_L, or V4\_L in the application.




Figure 20. Output Amplifier – Showing Dual Reset Pins

#### **AC Operating Conditions**

#### Table 16. CLOCK LEVELS

Description	Pins	Symbol	Level	Minimum	Nominal	Maximum	Units
Vertical CCD Clock, Phase 1	V1B, V1T <sup>1</sup>	V1_L	Low	-8.2	-8.0	-7.8	V
		V1_M	Mid	-0.2	0.0	+0.2	
		V1_H	High	+12.8	+13.0	+14.0	
Vertical CCD Clock, Phase 2	V2B, V2T <sup>1</sup>	V2_L	Low	-8.2	-8.0	-7.8	V
		V2_H	High	-0.2	0.0	+0.2	
Vertical CCD Clock, Phase 3	V3B, V3T <sup>1</sup>	V3_L	Low	-8.2	-8.0	-7.8	V
		V3_H	High	-0.2	0.0	+0.2	
Vertical CCD Clock, Phase 4	V4B, V4T <sup>1</sup>	V4_L	Low	-8.2	-8.0	-7.8	V
		V4_H	High	-0.2	0.0	+0.2	
Horizontal CCD Clock, Phase 1	H1Sα <sup>1</sup>	H1S_L	Low	-5.0 (5)	-4.4	-4.2	V
Storage		H1S_A	Amplitude	+4.2	+4.4	+5.0 (5)	
Horizontal CCD Clock, Phase 1	H1Bα <sup>1</sup>	H1B_L	Low	-5.0 (5)	-4.4	-4.2	V
Barrier		H1B_A	Amplitude	+4.2	+4.4	+5.0 (5)	
Horizontal CCD Clock, Phase 2	H2Sa <sup>1</sup>	H2S_L	Low	-5.0 (5)	-4.4	-4.2	V
Storage		H2S_A	Amplitude	+4.2	+4.4	+5.0 (5)	
Horizontal CCD Clock, Phase 2	H2Ba <sup>1</sup>	H2B_L	Low	-5.0 (5)	-4.4	-4.2	V
Barrier		H2B_A	Amplitude	+4.2	+4.4	+5.0 (5)	
Horizontal CCD Clock, Last	H2SLα <sup>1</sup>	H2SL_L	Low	-5.2	-5.0	-4.8	V
Phase <sup>2</sup>		H2SL_A	Amplitude	+4.8	+5.0	+5.2	
Reset Gate	Rα <sup>1</sup>	R_L <sup>3</sup>	Low	-3.2	-3.0	-2.8	V
		R_A	Amplitude	+6.0		+6.4	
Reset Gate	R2ab, R2cd	R_L <sup>3</sup>	Low	-2.0	-1.8	-1.6	V
		R_A	Amplitude	+6.0		+6.4	1
Electronic Shutter <sup>4</sup>	SUB	VES	High	+29.0	+30.0	+40.0	V
Fast Line Dump Gate	FDGα <sup>1</sup>	FDG_L	Low	-8.2	-8.0	-7.8	V
		FDG_H	High	+4.5	+5.0	+5.5	1

1.  $\alpha$  denotes a, b, c or d

2. Use separate clock driver for improved speed performance.

Reset low should be set to -3 volts for signal levels greater than 40,000 electrons.
Refer to Application Note Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions

5. If the minimum horizontal clock low level is used (-5.0 V), then the maximum horizontal clock amplitude should be used (5 V amplitude) to create a -5.0 V to 0.0 V clock.

The figure below shows the DC bias (VSUB) and AC clock (VES) applied to the SUB pin. Both the DC bias and AC clock are referenced to ground.




Figure 21.

# Capacitance

# Table 17. CAPACITANCE

	V1B	V2B	V3B	V4B	V1T	V2T	V3T	V4T	GND	All Pins	Units
V1B	Х	17	11	14	6	5	6	4	24	88	nF
V2B	х	Х	21	10	5	3	4	3	7	74	nF
V3B	х	Х	Х	19	6	5	6	4	8	83	nF
V4B	Х	Х	Х	Х	5	4	5	3	23	76	nF
V1T	Х	Х	Х	Х	Х	14	11	17	24	86	nF
V2T	х	Х	Х	Х	Х	Х	16	6	22	75	nF
V3T	Х	Х	Х	Х	Х	Х	Х	19	11	84	nF
V4T	Х	Х	Х	Х	Х	Х	Х	Х	5	73	nF
FDGT	0.6	0.5	0.5	0.4	16	3.1	1.0	1.1	94	117	pF
FDGB	0.6	0.5	0.5	0.4	16	3.1	1.0	1.1	94	117	pF
VSUB	2	2	2	2	2	2	2	2	11	11	nF

	H2S	H1B	H2B	GND	All Pins	Units
H1S	45	75	44	196	360	pF
H2S	х	47	41	281	368	pF
H1B	х	Х	12	313	324	pF
H2B	Х	Х	Х	293	293	pF

Tables show typical cross capacitance between pins of the device.
Capacitance is total for all like named pins.

## **Device Identification**

The device identification pin (DevID) may be used to identify different members of the ON Semiconductor 5.5 micron and 7.4 micron Interline Transfer CCD Platforms.

#### Table 18. DEVICE IDENTIFICATION

Description	Pins	Symbol	Minimum	Nominal	Maximum	Units	Maximum DC Current	Notes
Device Identification	DevID	DevID	32,000	40,000	48,000	Ω	50 μA	1, 2, 3

1. Nominal value subject to verification and/or change during release of preliminary specifications.

2. If the Device Identification is not used, it may be left disconnected.

 After Device Identification resistance has been read during camera initialization, it is recommended that the circuit be disabled to prevent localized heating of the sensor due to current flow through the R\_DeviceID resistor.

#### Recommended Circuit

Note that V1 must be a different value than V2.




Figure 22. Device Identification Recommended Circuit

# TIMING

# Table 19. REQUIREMENTS AND CHARACTERISTICS

Description	Symbol	Minimum	Nominal	Maximum	Units	Notes
Photodiode Transfer	t <sub>pd</sub>	6	-	-	μs	
VCCD Leading Pedestal	t <sub>3p</sub>	16	-	-	μs	
VCCD Trailing Pedestal	t <sub>3d</sub>	16	-	-	μs	
VCCD Transfer Delay	t <sub>d</sub>	2	-	-	μs	
VCCD Transfer	t <sub>v</sub>	4	-	-	μs	
VCCD Rise, Fall Times	t <sub>VR</sub> , t <sub>VF</sub>	5	-	10	%	1, 2
FDG Delay	t <sub>fdg</sub>	2	-	-	μs	
HCCD Delay	t <sub>hs</sub>	2	-	-	μs	
HCCD Transfer	t <sub>e</sub>	25.0	-	-	ns	
Shutter Transfer	t <sub>sub</sub>	2	-	-	μs	
Shutter Delay	t <sub>hd</sub>	2	-	-	μs	
Reset Pulse	tr	2.5	-	-	ns	
Reset – Video Delay	t <sub>rv</sub>	-	2.2	-	ns	
H2SL – Video Delay	t <sub>hv</sub>	-	2.2	-	ns	
Line Time	t <sub>line</sub>	77.9	-	-	μs	Dual HCCD Readout
		140	-	-		Single HCCD Readout
Frame Time	t <sub>frame</sub>	129	-	-	ms	Quad HCCD Readout
		257	-	-		Dual HCCD Readout
		461	-	-		Single HCCD Readout
Line Time (XLDR Bin 2x2)	t <sub>line</sub>	124.9	-	-	μs	Dual HCCD Readout
		217.4	-	-		Single HCCD Readout
Frame Time (XLDR Bin 2x2)	t <sub>frame</sub>	133	-	-	ms	Quad HCCD Readout
Constant HCCD Timing		267	-	-		Dual HCCD Readout
		466	-	-	1	Single HCCD Readout
Frame Time (XLDR Bin 2x2)	t <sub>frame</sub>	103	-	-	ms	Quad HCCD Readout
Variable HCCD Timing		206	-	-	]	Dual HCCD Readout
		359	-	-	]	Single HCCD Readout

1. Refer to Figure 40: VCCD Clock Rise Time and Fall Time. 2. Relative to the pulse width,  $t_V$ .

#### **Timing Flow Charts**

In the timing flow charts the number of HCCD clock cycles per row, NH, and the number of VCCD clock cycles per frame, NV, are shown in the following table.

#### Table 20. VALUES FOR NH AND NV WHEN OPERATING THE SENSOR IN THE VARIOUS MODES OF RESOLUTION

	Full Res	olution	1/4 Res	olution	XLDR		
	NV	NH	NV	NH	NV	NH	
Quad	1650	2477	825	1238	825	1238	
Dual VOUTa, VOUTc	1650	4943	825	2471	825	2471	
Dual VOUTa, VOUTb	3278	2477	1639	1238	1639	1238	
Single VOUTa	3278	4943	1639	2471	1639	2471	

1. The time to read out one line  $t_{LINE}$  = Line Timing + NH / (Pixel Frequency).

2. The time to read out one frame  $t_{FRAME} = NV \cdot t_{LINE} + Frame Timing.$ 

3. Line Timing: See Table 22: Line Timing.

4. Frame Timing: See Table 21: Frame Timing.

5. XLDR: eXtended Linear Dynamic Range.

#### No Electronic Shutter

In this case the photodiode exposure time is equal to the time to read out an image. This flow chart applies to both full and 1/4 resolution modes.





Figure 23. Timing Flow when Electronic Shutter is Not Used

#### Using the Electronic Shutter

This flow chart applies to both the full and 1/4 resolution modes. The exposure time begins on the falling edge of the electronic shutter pulse on the SUB pin. The exposure time ends on the falling edge of the +13 V to 0 V transition of the

V1T and V1B pins. NEXP is varied to change the exposure time in increments of the line time. The electronic shutter timing is obtained from Figure 32.





#### Figure 24. Timing Flow Chart using the Electronic Shutter for Exposure Control

#### Window Readout Using the Fast Dump

This timing quickly dumps NV1 lines, then reads out NV2 lines, and then quickly dumps another NV3 lines. NV1 + NV2 + NV3 must be greater than or equal to NV. Note when operating in quad or dual VOUTa + VOUTc modes the NV2 valid image lines must be in the center of the pixel array or contained entirely within the bottom half or top half of the pixel array. This is due to the top and bottom middle split of the VCCD. In the single output or dual VOUTa + VOUTb modes the NV2 valid image lines may be located anywhere within the pixel array.

The line timing with the FDGab and FDGcd pins disabled means those pins are held at a constant -9 V. When they are enabled, they are held at +5 V during a line transfer.




Figure 25. Sub Window Timing Flow Chart

#### Line Sampling Readout Using the Fast Dump

This timing repeats the process of dumping NV4 lines and reading NV5 lines. The total NV6 x (NV4 + NV5) must be greater than or equal to NV. This timing can be used for alternately skipping and reading lines. For example, if

NV4 = 2 and NV5 = 1 then every third line will be read out (skip 2 read 1).




Figure 26. Timing Flow Chart to Alternately Skip and Read Rows for Subsampling

#### **Timing Tables**

#### Frame Timing

This timing table is for transferring charge from the photodiodes to the VCCD.

#### **Table 21. FRAME TIMING**

	Full Re	solution, Hig	h Gain or Lo	w Gain	1/4 Res	solution, Hig	h Gain or Lo	w Gain		1/4 Resolu	tion XLDR		
Device Pin	Quad	Dual VOUTa VOUTc	Dual VOUTa VOUTb	Single VOUTa	Quad	Dual VOUTa VOUTc	Dual VOUTa VOUTb	Single VOUTa	Quad	Dual VOUTa VOUTc	Dual VOUTa VOUTb	Single VOUTa	
V1T	F	1T	F1B		F	1T	₽ <sup>.</sup>	IB	F	1T	F	1B	
V2T	F	2T	F4B		F2T F4B		F	2T	F	4B			
V3T	F	3T	F	3B	F	3T	F	BB	F	зт	F	3B	
V4T	F	4T	F	2B	F	4T	F2	2B	F4	4T	E	2B	
V1B		F	B			F	1B			F1	IB		
V2B		F2	2B			F2	2B			F2	F2B		
V3B		F	BB			F	3B			F3	3B		
V4B		F4	ŧВ			F4	4B			F4	1B		
H1Sa		P	1			P1	IQ			P1	XL		
H1Ba		P	1			P1	IQ			P1XL			
H2Sa		P	2			P2	2Q			P2XL			
H2Ba		P	2			P2	2Q			XL			
Ra		RHG	/RLG			RHGQ	/RLGQ			ХL			
H1Sb		P	1			P1	IQ		P1X		1XL		
H1Bb	P1	P2	P1	P2	P1Q	P2Q	P1Q	P2Q	P1XL	P2XL	P1XL	P2XL	
H2Sb		P	2			P2	2Q			P2XI		•	
H2Bb	P2	P1	P2	P1	P2Q	P1Q	P2Q	P1Q	P2XL	P1XL	P2XL	P1XL	
Rb	RHG/ RLG	(Note 1)	RHG/ RLG	(Note 1)	RHGQ/ RLGQ	(Note 1)	RHGQ/ RLGQ	(Note 1)	RXL	(Note 1)	RXL	(Note 1	
R2ab		R2HG	/R2LG			R2HGQ	/R2LGQ			R2	XL		
FDGab		-9	V			-9	V			-9	V		
H1Sc	F	21	(No	te 1)	P	1Q	(No	te 1)	P1	XL	(No	te 1)	
H1Bc	F	21	(No	te 1)	P	1Q	(No	te 1)	P1	XL	(No	te 1)	
H2Sc	F	2	(No	te 1)	P	2Q	(No	te 1)	P2	XL	(No	te 1)	
H2Bc	F	2	(No	te 1)	Pź	2Q	(No	te 1)	P2	XL	(No	te 1)	
Rc	RHG	i/RLG	(No	te 1)	RHGQ	/RLGQ	(No	te 1)	R	XL	(No	te 1)	
H1Sd	F	21	(No	te 1)	P	1Q	(No	te 1)	P1	XL	(No	te 1)	
H1Bd	P1	P2	(No	te 1)	P1Q	P2Q	(No	te 1)	P1XL	P2XL	(No	te 1)	
H2Sd	F	2	(No	te 1)	Pź	2Q	(No	te 1)	P2	XL	(No	te 1)	
H2Bd	P2	P1	(No	te 1)	P2Q	P1Q	(No	te 1)	P2XL	P1XL	(No	te 1)	
Rd	RHG/ RLG	(Note 1)	(No	te 1)	RHGQ/ RLGQ	(Note 1)	(No	te 1)	RXL	(Note 1)	(No	te 1)	
R2cd	R2HG	/R2LG	(No	te 1)	R2HGQ	/R2LGQ	(No	te 1)	R2	XL	(No	te 1)	
FDGcd		-9	V			–9 V			-9 V				
SHP		SH	P1			SH	PQ			(Not	te 4)		
SHD		SH	D1			SH	DQ			(Not	te 5)		

1. This clock should be held at its high level voltage (0 V) or held at +5.0 V for compatibility with TRUESENSE 5.5 micron Interline Transfer CCD family of products.
SHP and SHD are the sample clocks for the analog front end (AFE) signal processor.

This note left intentionally empty.
Use SHPLG for the AFE processing the low gain signal. Use SHPHG for the AFE processing the high gain signal.
Use SHDLG for the AFE processing the low gain signal. Use SHDHG for the AFE processing the high gain signal.

#### Line Timing

This timing is for transferring one line of charge from the VCCD to the HCCD.

#### Table 22. LINE TIMING

	Full Resolution, High Gain or Low Gain				1/4 Resolution, High Gain or Low Gain				1/4 Resolution XLDR				
Device Pin	Quad	Dual VOUTa VOUTc	Dual VOUTa VOUTb	Single VOUTa	Quad	Dual VOUTa VOUTc	Dual VOUTa VOUTb	Single VOUTa	Quad	Dual VOUTa VOUTc	Dual VOUTa VOUTb	Single VOUTa	
V1T	L1T L1B		1B	2 × L1T		2 × L1B		2 × L1T		2 × L1B			
V2T	L2T L4B			2 × L2T 2 × L4B			L4B	2 ×	L2T	$2 \times L4B$			
V3T	L	3T	L	L3B		2 × L3T		2 × L3B		2 × L3T		2 × L3B	
V4T	L4T L2B			2 × L4T 2 × L2B			2 × L4T 2			L2B			
V1B	L1B				2 × L1B				2×L1B				
V2B	L2B				2 × L2B				2 × L2B				
V3B	L3B				2 × L3B				2 × L3B				
V4B	L4B			2 × L4B				2 × L4B					
H1Sa	P1L			P1LQ				P3XL					
H1Ba	P1L			P1LQ				P3XL					
H2Sa	P2L			P2LQ				P4XL					
H2Ba	P2L			P2LQ				P4XL					
Ra	RHG/RLG			RHGQ/RLGQ				RXL					
H1Sb	P1L				P1LQ				P3XL				
H1Bb	P1L	P2L	P1L	P2L	P1LQ	P2LQ	P1LQ	P2LQ	P3XL	P4XL	P3XL	P4XL	
H2Sb	P2L			P2LQ			P4XL						
H2Bb	P2L	P1L	P2L	P1L	P2LQ	P1LQ	P2LQ	P1LQ	P4XL	P3XL	P4XL	P3XL	
Rb	RHG/ RLG	(Note 1)	RHG/ RLG	(Note 1)	RHGQ/ RLGQ	(Note 1)	RHGQ/ RLGQ	(Note 1)	RXL	(Note 1)	RXL	(Note 1	
R2ab	R2HG/R2LG			R2HGQ/R2LGQ				R2XL					
FDGab	-9 V				-9 V				-9 V				
H1Sc	P1L		(Note 1)		P1LQ		(Note 1)		P3XL		(Note 1)		
H1Bc	P1L		(Note 1)		P1LQ		(Note 1)		P3XL		(Note 1)		
H2Sc	P2L		(Note 1)		P2LQ		(Note 1)		P4XL		(Note 1)		
H2Bc	P2L		(Note 1)		P2LQ		(Note 1)		P4XL		(Note 1)		
Rc	RHG/RLG		(Note 1)		RHGQ/RLGQ		(Note 1)		RXL		(Note 1)		
H1Sd	P	1L	(Note 1)		P1LQ		(Note 1)		P3XL		(Note 1)		
H1Bd	P1L	P2L	(No	te 1)	P1LQ	P2LQ	(No	te 1)	P3XL	P4XL	(Note 1)		
H2Sd	P	2L	(Note 1)		P2LQ		(Note 1)		P4XL		(Note 1)		
H2Bd	P2L	P1L	(No	te 1)	P2LQ	P1LQ	(No	te 1)	P4XL	P3XL	(Note 1)		
Rd	RHG/ RLG	(Note 1)	(Note 1)		RHGQ/ RLGQ	(Note 1)	(Note 1)		RXL	(Note 1)	(Note 1)		
R2cd	R2HG/R2LG (Note 1)			R2HGQ/R2LGQ (Note 1)			R2XL (Note 1)						
FDGcd	-9 V				-9 V				–9 V				
SHP	SHP1				SHPQ				(Note 4)				
SHD	SHD1				SHDQ				(Note 5)				

1. This clock should be held at its high level voltage (0 V) or held at +5.0 V for compatibility with TRUESENSE 5.5 micron Interline Transfer CCD family of products.

SHP and SHD are the sample clocks for the analog front end (AFE) signal processor.
The notation 2× L1B means repeat the L1B timing twice for every line. This sums two rows into the HCCD.
Use SHPLG for the AFE processing the low gain signal. Use SHPHG for the AFE processing the high gain signal.
Use SHDLG for the AFE processing the low gain signal. Use SHDHG for the AFE processing the high gain signal.

#### Pixel Timing

This timing is for transferring one pixel from the HCCD to the output amplifier.

#### Table 23. PIXEL TIMING

	Full Resolution, High Gain or Low Gain				1/4 Resolution, High Gain or Low Gain				1/4 Resolution XLDR					
Device Pin	Quad	Dual VOUTa VOUTc	Dual VOUTa VOUTb	Single VOUTa	Quad	Dual VOUTa VOUTc	Dual VOUTa VOUTb	Single VOUTa	Quad	Dual VOUTa VOUTc	Dual VOUTa VOUTb	Single VOUTa		
V1T	-9 V				–9 V				–9 V					
V2T	–9 V					-9	V		-9 V					
V3T	0 V					0	V		0 V					
V4T	0 V					0	V		0 V					
V1B	–9 V					-9	V		-9 V					
V2B	0 V					0	V		0 V					
V3B	0 V					0	V		0 V					
V4B	–9 V					-9	V		–9 V					
H1Sa		P1				P	IQ		P1XL					
H1Ba	P1					P	IQ		P1XL					
H2Sa	P2				P2Q				P2XL					
H2Ba	P2				P2Q				P2XL					
Ra	RHG/RLG					RHGQ/RLGQ				RXL				
H1Sb	P1			P1Q				P1XL						
H1Bb	P1	P2	P1	P2	P1Q	P2Q	P1Q	P2Q	P1XL	P2XL	P1XL	P2XL		
H2Sb	P2			P2Q				P2XL						
H2Bb	P2	P1	P2	P1	P2Q	P1Q	P2Q	P1Q	P2XL	P1XL	P2XL	P1XL		
Rb	RHG/ RLG	(Note 1)	RHG/ RLG	(Note 1)	RHGQ/ RLGQ	(Note 1)	RHGQ/ RLGQ	(Note 1)	RXL	(Note 1)	RXL	(Note 1)		
R2ab	R2HG/R2LG					R2HGQ	/R2LGQ		R2XL					
R2ab	-9 V				-9 V				-9 V					
H1Sc	P1		(Note 1)		P1Q		(Note 1)		P1XL		(Note 1)			
H1Bc	P1		(Note 1)		P1Q		(Note 1)		P1XL		(Note 1)			
H2Sc	P2		(Note 1)		P2Q		(Note 1)		P2XL		(Note 1)			
H2Bc	P2		(Note 1)		P2Q		(Note 1)		P2XL		(Note 1)			
Rc	RHG/RLG		(Note 1)		RHGQ/RLGQ		(Note 1)		RXL		(Note 1)			
H1Sd	P1		(Note 1)		P1Q		(Note 1)		P1XL		(Note 1)			
H1Bd	P1	P2	(No	(Note 1)		P1Q P2Q		(Note 1)		P1XL P2XL		(Note 1)		
H2Sd	F	P2 (Note 1)		P2Q (Note 1)			P2XL		(Note 1)					
H2Bd	P2	P1	(No	te 1)	P2Q	P1Q	(No	te 1)	P2XL	P1XL	(Note 1)			
Rd	RHG/ RLG	(Note 1)	(Note 1)		RHGQ/ RLGQ	(Note 1)	(Note 1)		RXL	(Note 1)		(Note 1)		
R2cd	R2HG/R2LG (Note 1)			R2HGQ/R2LGQ (Note 1)				R2XL (Note 1)						
R2ab	-9 V				-9 V				-9 V					
SHP (Note 2)	SHP1				SHPQ				(Note 4)					
SHD (Note 2)	SHD1					SH	DQ		(Note 5)					


1. This clock should be held at its high level voltage (0 V) or held at +5.0 V for compatibility with TRUESENSE 5.5 micron Interline Transfer CCD family of products.

2. SHP and SHD are the sample clocks for the analog front end (AFE) signal processor.

SHP and SHD are the sample clocks for the analog noncend (AL) signal processor.
This note intentionally left empty.
Use SHPLG for the AFE processing the low gain signal. Use SHPHG for the AFE processing the high gain signal.
Use SHDLG for the AFE processing the low gain signal. Use SHDHG for the AFE processing the high gain signal.

### **Timing Diagrams**

Frame TimingDiagrams




NOTE: See Table 21 for pin assignments.

Figure 27. Frame Timing Diagram

The charge in the photodiodes begins its transfer to the VCCD on the rising edge of the +13 V pulse and is completed by the falling edge of the +13 V pulse on F1T and

F1B. During the time period when F1T and F1B are at +13 V antiblooming protection is disabled. The photodiode integration time ends on the falling edge of the +13 V pulse.

#### Line Timing Diagrams




NOTE: See Table 22 for device pin assignments.

#### Figure 28. Line Timing Diagram

If the line is to be dumped then clock the FDGab and FDGcd pins as shown. This dumping process eliminates a line of charge and the HCCD does not have to be clocked.

To transfer a line from the VCCD to the HCCD without dumping the charge, hold the FDGab and FDGcd pins at a constant -9 V.




NOTE: See Table 22 for device pin assignments.

#### Figure 29. Fast Dump Gate Timing Detail A

When the VCCD is clocked while the FDGab and FDGcd pins are at +5 V, charge is diverted to a drain instead of transferring to the HCCD. The FDG pins must be at +5 V before the first VCCD timing edge begins its transition. The

FDG pin must not begin its transition from +5 V back to -9 V until the last VCCD timing edge has completed its transition.




NOTE: See Table 22 center column for pin assignments.

Figure 30. 1/4 Resolution Line Timing Diagram

The HCCD 1/4 resolution timing has one HCCD clock cycle added. This does a one pixel shift of the HCCD before the 2– pixel charge summing starts on the output amplifier. The one pixel shift is necessary because of the odd number

(11 pixels) of dummy pixels at the start of the HCCD. Without the one pixel shift the last dark reference columns would be summed with the first photoactive column instead of adding together the first two photoactive columns.



NOTE: See Table 22 right columns for pin assignments.

### Figure 31. XLDR Line Timing Diagram

Like the 1/4 resolution mode, the XLDR timing also sums two pixels on the output amplifier sense node. Therefore it also requires one HCCD clock cycle within the line timing.

### Electronic Shutter Timing Diagram





Figure 32. Electronic Shutter Timing Diagram

The electronic shutter pulse can be inserted at the end of any line of the HCCD timing. The HCCD should be empty when the electronic shutter is pulsed. A recommended position for the electronic shutter is just after the last pixel is read out of a line. The VCCD clocks should not resume until at least  $t_V/2$  µs after the electronic shutter pulse has finished. The HCCD clocks can be run during the electronic

shutter pulse as long as the HCCD does not contain valid image data.

For short exposures less than one line time, the electronic shutter pulse can appear inside the frame timing diagram of Figure 27. Any electronic shutter pulse transition should be  $t_V/2$  away from any VCCD clock transition.

## Pixel Timing Diagrams




NOTE: See Table 23 left columns for pin assignments.

Figure 33. High Gain Pixel Timing

Use this pixel timing to read out every pixel at high gain. If the sensor is to be permanently operated at high gain, the R2ab and R2cd pins can be left floating or set to any DC voltage between +3 V and +5 V. They are internally biased

to +4.3 V. The SHP1 and SHD1 pulses indicate where the camera electronics should sample the video waveform. The SHP1 and SHD1 pulses are not applied to the image sensor.




NOTE: See Table 23 left columns for pin assignments.

### Figure 34. Low Gain Pixel Timing

Use this timing to read out every pixel at low gain. If the sensor is to be permanently operated at low gain, the Ra, Rb, Rc, and Rd pins can be set to any DC voltage between +3 V

and +5 V. The SHP1 and SHD1 pulses indicate where the camera electronics should sample the video waveform. The SHP1 and SHD1 pulses are not applied to the image sensor.




NOTE: See Table 23 center columns for pin assignments.




Use this pixel timing to read out every pixel at high gain. If the sensor is to be permanently operated at high gain, the R2ab and R2cd pins can be left floating or set to any DC voltage between +3 V and +5 V. They are internally biased to +4.3 V. The SHPQ and SHDQ pulses indicate where the camera electronics should sample the video waveform. The SHPQ and SHDQ pulses are not applied to the image sensor.

The Ra, Rb, Rc, and Rd pins are pulsed at half the frequency of the HCCD clocks. This causes two pixels to be summed on the output amplifier sense node. The SHPQ and SHDQ clocks are also half the frequency of the HCCD clocks.




NOTE: See Table 23 center columns for pin assignments.





Use this timing to read out every pixel at low gain. If the sensor is to be permanently operated at low gain, the Ra, Rb, Rc, and Rd pins can be set to any DC voltage between +3 V and +5 V. The SHPQ and SHDQ pulses indicate where the camera electronics should sample the video waveform. The SHPQ and SHDQ pulses are not applied to the image sensor.

The R2ab, and R2cd pins are pulsed at half the frequency of the HCCD clocks. This causes two pixels to be summed on the output amplifier sense node. The SHPQ and SHDQ clocks are also half the frequency of the HCCD clocks.



NOTE: See Table 23 right columns for pin assignments.





NOTE: See Table 23 right columns for pin assignments.

## Figure 38. XLDR Timing with Variable HCCD Clocking

Use this pixel timing to operate the image sensor in the extended linear dynamic range mode (XLDR). This mode requires two sets of analog front end (AFE) signal processing electronics for each output. As shown in

Figure 38, one AFE samples the pixel at low gain (SHPLG and SHDLG) and the other AFE samples the pixel at high gain (SHPHG and SHDHG).

Two HCCD pixels are summed on the output amplifier to obtain enough charge to fully use the 82 dB dynamic range of the XLDR timing. Combined with two-line VCCD summing, a total of 160,000 electrons of signal (4x 40,000) can be sampled with 12 electrons or less noise. 82 db linear dynamic range is very large. Make certain the camera optics is capable of focusing an 82 dB dynamic range image on the

sensor. Lens flare caused by inexpensive optics or even dust on the lens will limit the dynamic range.

This timing shows the HCCD in Figure 38, not being clocked at a constant frequency. If this is a problem for the HCCD timing generator, then the HCCD may be clocked at a constant frequency at the expense of about 33% slower frame rate.




Figure 39. Block Diagram Showing the AFE Connections for XLDR Timing

VCCD Clock Rise and Fall Time





Figure 40. VCCD Clock Rise Time and Fall Time

## **MECHANICAL INFORMATION**


## **Completed Assembly**



#### Notes:

- 1. See Ordering Information for marking code.
- 2. Cover glass not to overhang package holes or outer ceramic edges.
- 3. Glass epoxy not to extend over image array.
- 4. No materials to interfere with clearance through package holes.
- 5. Units: IN [MM]

Figure 41. Completed Assembly (1 of 2)




Notes:

1. Units IN [MM]



### **Cover Glass**





#### **Cover Glass Transmission**




Figure 44. Cover Glass Transmission

For information on ESD and cover glass care and cleanliness, please download the *Image Sensor Handling and Best Practices* Application Note (AN52561/D) from www.onsemi.com.

For information on soldering recommendations, please download the Soldering and Mounting Techniques Reference Manual (SOLDERRM/D) from www.onsemi.com. For quality and reliability information, please download the *Quality & Reliability* Handbook (HBD851/D) from www.onsemi.com.

For information on device numbering and ordering codes, please download the *Device Nomenclature* technical note (TND310/D) from <u>www.onsemi.com</u>.

For information on Standard terms and Conditions of Sale, please download <u>Terms and Conditions</u> from <u>www.onsemi.com</u>.

ON Semiconductor and the use are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC brand to for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC makes and is not for

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative