

SPECIFICATION FOR LCD Module KD050FM-1

MODULE:	KD050FM-1
CUSTOMER:	

REV	DESCRIPTION	DATE
1.0	FIRST ISSUE	2015.01.20

STARTEK	INITIAL	DATE
PREPARED BY		
CHECKED BY		
APPROVED BY		

CUSTOMER	INITIAL	DATE
APPROVED BY		

Part. No KD050FM-1 REV V1.0 Page 1 of 26	art. No
--	---------



Revision History

Data	Rev. No.	Page	Summary
2015.01.13	V1.0	ALL	FIRST ISSUE

Part. No	KD050FM-1	REV	V1.0	Page 2 of 26
----------	-----------	-----	------	--------------



Contents

General Description	4
1. Block Diagram	5
2. Outline dimension	6
3. Input Terminal Pin Assignment	7
4. LCD Optical Characteristics	9
5. Electrical Characteristics	12
6. AC Characteristic	14
7. LCD Module Out-Going Quality Level	17
8. Reliability Test Result	24
9. Cautions and Handling Precautions	25
10. Packing	26



General Description

* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorphous silico n TFT as a switching device. This model is composed of a Transmissive type TFT-LCD Panel, driver circuit, back-light unit. The resolution of a 5.0'TFT-LCD contains 480x854 pixels, and can display up to 65K/262K/1 6.74M colors.

* Features

-Low Input Voltage: 3.3V(TYP)

-Display Colors of TFT LCD: 65K/262K/16.7M colors

-Interface: 3-SPI+16/18/24-bits RGB interface.

General Information	Specification	- Unit	Note
Items	Main Panel	Offic	Note
Display area(AA)	61.56(H)*109.5255(V) (5.0inch)	mm	-
Driver element	TFT active matrix	-	-
Display colors	65K/262K/16.7M	colors	-
Number of pixels	480(RGB)*854	dots	-
Pixel arrangement	RGB vertical stripe	-	-
Pixel pitch	0.12825(H)*0.12825(V)	mm	-
Viewing angle	ALL	o'clock	-
Controller IC	ILI9806E	-	-
Display mode	Transmissive/Normally Black	-	-
Operating temperature	-20∼ + 70	$^{\circ}$ C	-
Storage temperature	-30∼+80	$^{\circ}\! \mathbb{C}$	-


* Mechanical Information

	Item	Min.	Тур.	Max.	Unit	Note
Module	Horizontal(H)		67.56		mm	-
size	Vertical(V)		122.35		mm	-
5120	Depth(D)		2.6		mm	-
	Weight		TBD		g	-

Part. No	KD050FM-1	REV	V1.0	Page 4 of 26
----------	-----------	-----	------	--------------




1. Block Diagram



Part. No KD050FM-1 REV V1.0 Page 5 of 26
--



2. Outline dimension



Part. No	KD050FM-1	REV	V1.0	Page 6 of 26
----------	-----------	-----	------	--------------



3. Input terminal Pin Assignment

Pin NO.	Symbol	Function	I/O
1	XR(NC)	Touch panel Right Glass Terminal	A/D
2	YD(NC)	Touch panel Bottom Film Terminal	A/D
3	XL(NC)	Touch panel LIFT Glass Terminal	A/D
4	YU(NC)	Touch panel Top Film Terminal	A/D
5	GND	Ground.	Р
6	GND	Ground.	Р
7	VCI	Supply voltage (3.3V).	Р
8	VCI	Supply voltage (3.3V).	Р
9	SDO	SPI interface output pinThe data is output on the falling edge of the SCL signalIf not used, let this pin open.	0
10	SDI	Data lane in 1 data lane serial interface. The data is latched on the rising edge of the SCL signal.	I
11	SCL	This pin is used to select "Data or Command" in the parallel interface. When D/CX = '1', data is selecte d. When D/CX = '0', command is selected. This pin is used serial interface clock in 3-wire 9-bit / 4-wire 8-bit serial data interface. fix this pin at VCI or GND when not in use.	I
12	CS	Chip select input pin ("Low" enable). fix this pin at VCI or GND when not in use.	I
13	RESET	Reset pin. Setting either pin low initializes the LSI. Must be reset after power is supplied.	I
14-37	DB23-DB0	24-bit parallel bi-directional data bus for MCU system and RGB i nterface mode .Fix to GND level when not in use	I/O
38	DE	Data enable signal for RGB interface peration. fix this pin at VCI or GND when not in use.	ı

Part. No	KD050FM-1	REV	V1.0	Page 7 of 26
----------	-----------	-----	------	--------------



39	DOTCLK	Dot clock signal for RGB interface operation. Fix this pin at VCI or GND when not in use.	I
40	HSYNC	Line synchronizing signal for RGB interface o peration. fix this pin at VCI or GND when not in use.	I
41	VSYNC	Frame synchronizing signal for RGB interface operation. fix this pin at VCI or GND when not in use.	I
42	NC		
43	LEDK	Cathode pin of backlight.	Р
44	NC		
45	LEDA	Anode pin of backlight.	Р

Part. No	KD050FM-1	REV	V1.0	Page 8 of 26
----------	-----------	-----	------	--------------

4. LCD Optical Characteristics

4.1 Overview

The test of Optical specifications shall be measured in a dark room (ambient luminance 1lux and temperature = 25 $^{\circ}$ 2°C) with the equipment of Luminance meter system (Goniometer system and TOPCON BM-5) and test unit shall be located at an approximate distance 50cm from the LCD surface at a viewing angle of θ and Φ equal to 0 . We refer to $\theta\emptyset$ =0 (= θ 3) as the 3 o"clock direction (the "right"), $\theta\emptyset$ =90 (= θ 12) as the 12 o"clock direction ("upward"), $\theta\emptyset$ =180 (= θ 9) as the 9 o"clock direction ("left") and $\theta\emptyset$ =270(= θ 6) as the 6 o"clock direction ("bottom"). While scanning θ and/or \emptyset , the center of the measuring spot on the Display surface shall stay fixed.

Optimum viewing angle direction is 6 "clock.

4.2 Optical Specifications

Parameter		Symbol	Condition	Min.	Тур.	Max.	Unit	Remark	
	Horizonta	Θ ₃		1	80	-	Deg.		
Viewing Angle	Horizonia	Θ_9	CR > 10	1	80	-	Deg.	Note 1	
range	Vertical	Θ ₁₂	CIX > 10	-	80	-	Deg.	Note 1	
	vertical	Θ ₆		-	80	-	Deg.		
Contrast	ratio	CR		-	800	-		Note 2	
Transmittance		Tr		1	4.5	1	%	Base on C Light Note 3	
White Chron	White Chromaticity			-	0.298	-			
vviille Cilioi	пансну	y_w		-	0.328	-			
	Red	R_x	⊙ = 0°	ı	0.659	1			
	Neu	R_y		ı	0.322	-		Note 4 CF Glass	
Reproduction	Greer	G _x		-	0.290	-		Base on C	
of color (C light	() Green	G _y		1	0.588	-		Light	
	Plus	B _x		-	0.134	-			
	Blue	B _y		-	0.124	-			
Response (Rising + F		$T_r + T_f$	Ta= 25° C ⊖ = 0°	-	30	35	ms	Note 5	

Part. No	KD050FM-1	REV	V1.0	Page 9 of 26
----------	-----------	-----	------	--------------



Note:

- 1. Viewing angle is the angle at which the contrast ratio is greater than 10. The viewing angles are determined for the horizontal or 3, 9 o'clock direction and the vertical or 6, 12 o'clock direction with respect to the optical axis which is normal to the LCD surface (see FIGURE 1).
- Contrast measurements shall be made at viewing angle of Θ= 0 and at the center of the LCD surface. Luminance shall be measured with all pixels in the view field set first to white, then to the dark (black) state. (see FIGURE 1) Luminance Contrast Ratio (CR) is defined mathematically.

- Transmittance is the Value with Polarizer
- 4. The color chromaticity coordinates specified in Table 5 shall be calculated from the spectral data measured with all pixels first in red, green, blue and white. Measurements shall be made at the center of the panel.
- 5. The electro-optical response time measurements shall be made as FIGURE 3 by switching the "data" input signal ON and OFF. The times needed for the luminance to change from 10% to 90% is Tr, and 90% to 10% is Td.

Part. No	KD050FM-1	REV	V1.0	Page 10 of 26
----------	-----------	-----	------	---------------

Figure 1. The Definition of Vth & Vsat




Figure 2. Measurement Set Up





Figure 3. Response Time Testing



Part. No	KD050FM-1	REV	V1.0	Page 11 of 26
----------	-----------	-----	------	---------------



5. Electrical Characteristics

5.1 Absolute Maximum Rating (Ta=25 VSS=0V)

Characteristics	Symbol	Min.	Max.	Unit
Digital Supply Voltage	VDD	-0.3	5.0	V
Digital interface supple Voltage	VDDIO	-0.3	4.0	V
Operating temperature	T _{OP}	-20	+70	${\mathbb C}$
Storage temperature	T _{ST}	-30	+80	${\mathbb C}$

5.2 DC Electrical Characteristics

Characteristics	Symbol	Min.	Тур.	Max.	Unit	Note
Digital Supply Voltage	VDD	3.0	3.3	4.2	V	
Digital interface supple Voltage	VDDIO	1.65	3.3	4.2	V	
Normal mode Current consumption	IDD		30		mA	
Level input voltage	V_{IH}	$0.7V_{DDIO}$		V_{DDIO}	V	
Level input voltage	V_{IL}	GND		$0.3V_{DDIO}$	V	
Lovel output voltage	V _{OH}	V _{DDIO} -0.4			V	
Level output voltage	V _{OL}	GND		GND+0.4	V	

5.3 LED Backlight Characteristics

The back-light system is edge-lighting type with 12 chips White LED

Item	Symbol	Min.	Тур.	Max.	Unit	Note
Forward Current	I _F	30	40		mA	
Forward Voltage	V_{F}		19.2		V	
LCM Luminance	L _V	450	500		cd/m2	I _F =40mA
LED life time	Hr	50000			Hour	Note1,2
Uniformity	AVg	80			%	

Part. No	KD050FM-1	REV	V1.0	Page 12 of 26
----------	-----------	-----	------	---------------




Note (1) LED life time (Hr) can be defined as the time in which it continues to operate under the condition: $Ta=25\pm3$ °C, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note (2) The "LED life time" is defined as the module brightness decrease to 50% original brightness at $Ta=25^{\circ}C$ and IL=40mA. The LED lifetime could be decreased if operating IL is larger than 40mA. The constant current driving method is suggested.

Part. No KD050FM-1 REV V1.0 Page 13 of 26

6. AC Characteristic

6.1 Display Serial Interface Timing Characteristics (3-line SPI system)



Signal	Symbol	Parameter	min	max	Unit	Description
	tcss	Chip select time (Write)	15	-	ns	
CSX	tcsh	Chip select hold time (Read)	15	-	ns	
tonw		CS "H" pulse width	40	-	ns	
	twc	Serial clock cycle (Write)	30	-	ns	
	twrh	SCL "H" pulse width (Write)	10	-	ns	
661	twrl	SCL "L" pulse width (Write)	10	-	ns	
SCL tro	trc	Serial clock cycle (Read)	150	-	ns	
trdh trdl		SCL "H" pulse width (Read)	60	-	ns	
		SCL "L" pulse width (Read)	60	-	ns	
SDA/SDO	tacc	Access time (Read)	10	100	ns	For maximum CL=30pF
(Output)	toh	Output disable time (Read)	15	100	ns	For minimum CL=8pF
SDA/SDI	tds	Data setup time (Write)	10	-	ns	
(Input)	tdh	Data hold time (Write)	10	-	ns	


Note:

- 1. Ta = -30 to 70 °C, IOVCC=1.65V to 3.6V, VCI=2.5V to 3.6V, T=10+/-0.5ns.
 - 2. Does not include signal rise and fall times.

Part. No	KD050FM-1	REV	V1.0	Page 14 of 26
----------	-----------	-----	------	---------------



6.2 Parallel 24/18/16-bit RGB Interface Timing Characteristics




Signal	Symbol	Parameter	min	max	Unit	Description
VS/	t _{SYNCS}	VS/HS setup time	5	-	ns	
HS	t _{SYNCH}	VS/HS hold time	5	-	ns	
DE	t _{ENS}	DE setup time	5	-	ns	
DE t _{ENH}		DE hold time	5	-	ns	
DDroggod teos		Data setup time	5	-	ns	24/18/16-bit bus RGB
DB[23:0] t _{PDH}		Data hold time	5	-	ns	interface mode
PWDH		PCLK high-level period	13	-	ns	
DOLK	PWDL	PCLK low-level period	13	-	ns	
PCLK	tcyco	PCLK cycle time	28	-	ns	
	t _{rgbr} , t _{rgbf}	PCLK,HS,VS rise/fall time	-	15	ns	

Note: Ta = -30 to 70 °C, IOVCC=1.65V to 3.6V, VCI=2.5V to 3.6V, DGND=0V

Part. No	KD050FM-1	REV	V1.0	Page 15 of 26
----------	-----------	-----	------	---------------



6.3 DPI Interface Timing



VLW: VSYNC Low pulse Width HLW: HSYNC Low pulse Width DTST: Data Transfer Startup Time Pn: pixel 1, pixel 2..., pixel n.

Parameter	Symbols	Condition	Min.	Тур.	Max.	Units
Frame Rate	FR		54		66	fps
Horizontal Low Pulse width	HLW		1		-	DOTCLK
Horizontal Back Porch	HBP		2		126	DOTCLK
Horizontal Address	HACT			480		DOTCLK
Horizontal Front Porch	HFP		2		-	DOTCLK
Vertical Low Pulse width	VLW		1		126	Line
Vertical Back Porch	VBP		1		126	Line
Vertical Address	VACT				864	Line
Vertical Front Porch	VFP		1		255	Line
Data Clock	DCLK		16.6		41.7	MHz

Part. No	KD050FM-1	REV	V1.0	Page 16 of 26
----------	-----------	-----	------	---------------



6.4 Reset input timing




Figure 102 Reset Timing

Table 41 Reset Timing

	Signal	Symbol	Parameter	Min	Max	Unit
Γ		tRW	Reset pulse duration	10		us
	RESX tRT Reset cancel	Docet concel		5(note 1,5)	ms	
l		tRT Reset cancel			120 (note 1,6,7)	ms

Note:

- The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from OTP to registers. This loading is done every time when there is H/W reset cancel time (tRT) within 5 ms after a rising edge of RESX.
- Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the Table 43.

Table 42 Reset Descript

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

- 3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out mode. The display remains the blank state in Sleep In mode.) and then return to Default condition for Hardware Reset.
- Spike Rejection also applies during a valid reset pulse as shown below:




Figure 103 Positive Noise Pulse during Reset Low

- When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

Part. No	KD050FM-1	REV	V1.0	Page 17 of 26
----------	-----------	-----	------	---------------



7. LCD Module Out-Going Quality Level

7.1 VISUAL & FUNCTION INSPECTION STANDARD

7.1.1 Inspection conditions

Inspection performed under the following conditions is recommended.


Temperature : 25±5 °C

Humidity: 65%±10%RH


Viewing Angle: Normal viewing Angle.

Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance:30-50cm



7.1.2 Definition



Zone A: Effective Viewing Area(Character or Digit can be seen)

Zone B: Viewing Area except Zone A

Zone C: Outside (Zone A+Zone B) which can not be seen after assembly by customer.)

Note:

As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer.

Part. No	KD050FM-1	REV	V1.0	Page 18 of 26
----------	-----------	-----	------	---------------



7.1.3 Sampling Plan

According to GB/T 2828-2003 ; , normal inspection, Class $\,\,$ AQL:

Major defect	Minor defect	
0.65	1.5	

LCD: Liquid Crystal Display, TP: Touch Panel, LCM: Liquid Crystal Module

No	Items to be	Criteria	Classification of		
	inspected	spected			
		1) No display, Open or miss line			
1	Functional defects	2) Display abnormally, Short			
1 Functional defects		3) Backlight no lighting, abnormal lighting.			
		4) TP no function	Major		
2	Missing	Missing component			
3	Outline dimension	Overall outline dimension beyond the drawing			
3	Outline dimension	is not allowed			
4	Color tone	Color unevenness, refer to limited sample			
5	Soldering	Good soldering , Peeling off is not allowed.	Minor		
5	appearance		IVIII IOI		
6	LCD/Polarizer/TP	Black/White spot/line, scratch, crack, etc.			

7.1.4 Criteria (Visual)

Number	Items	Criteria(mm)
1.0 LCD Crack/Broken		
NOTE:	(1) The edge of LCD broken	X Y Z
X: Length Y: Width		≤3.0mm
Z: Height L: Length of ITO,		

Part. No	KD050FM-1	REV	V1.0	Page 19 of 26
----------	-----------	-----	------	---------------



T: Height of LCD	(2)LCD corner broken	X Y Z ≤3.0mm ≤L ≤T
	(3) LCD crack	Crack Not allowed



Num ber	Items		Criteria (mm)				
2.0	Spot	1 light dot (LCD/TP	/Polarizer black/v	vhite spot ,	light do	ot, pinhole	, dent, stain)
	defect	Zone	Acc	eptable Qty	/		
		Size (mm)	Α	В		С	
		Ф≤0.10	Ignore				
		0.15<Φ≤0.2	3(distance≧	10mm)		nore	
		0.2<Φ≤0.3	1			jiioie	
	V	0.3<Ф	0				
	X Φ=(X+Y)/2	②Dim spot(LCD/TF		ot, light leak ceptable Q		dark spot)	
	/	Size (mm)	Α	В		С	
		Ф≤0.1	Ignore)			
		0.15<Φ≤0.2	2(distance≧10mm)			Ignore	
		0.2<Φ≤0.3	1				
		Ф>0.3	0				
		③ Polarizer accident					7
		Zone		cceptable C	Qty		
		Size (mm)	Α .	В		С	
		Φ≤0.2	Ignor				
		0.2<Φ≤0.5 Φ>0.5	2(distance≧	≟1UMM)		Ignore	
Line		Ψ>0.5	0				
	defect			Acce	cceptable Qty		7
	(LCD/TP	Width(mm)	Length(mm)	A	В	C	-
	/Polarizer	Ф≤0.03	Ignore	Ignore			_
	black/whi te line,	0.03 <w≤0.05< td=""><td>L≤3.0</td><td>N≤2</td><td>-</td><td>Ignore</td><td></td></w≤0.05<>	L≤3.0	N≤2	-	Ignore	
	scratch,	0.05 <w≤0.08< td=""><td>L≤2.0</td><td>N≤2</td><td></td><td>. 5 0. 0</td><td></td></w≤0.08<>	L≤2.0	N≤2		. 5 0. 0	
	stain)	0.03 <w< td=""><td></td><td>ne as spot d</td><td>efect</td><td></td><td>_</td></w<>		ne as spot d	efect		_
		0.00	Deli	ne as spot u	CIGUL		

]	Part. No	KD050FM-1	REV	V1.0	Page 21 of 26
---	----------	-----------	-----	------	---------------



3.0	Polarize								
	r		Zone	A	Acceptabl	e Qty			
	Bubble	Size (mm)	A		В	С	:		
		Ф≤0.2	2	Igno	re				
		0.2<Φ≤	0.4 2(di	stance	≧10mm)	Igno)re		
		0.4<Φ≤	0.6	1					
		0.6<0	Þ	0					
4.0	SMT		to IPC-A-610 ct ,the others				unction defe	ect and missing	part are
		TP bubble/	Size Φ(mm)	A	cceptable Qt	ty C		
			Ф≤0.1		Igno	ore		1	
		ο μυι	spot 0.1<Φ≤0.1		2 (distance ≥ 10mm)		Ignore		
			0.2<Φ≤0.3	i	1		griore		
			0.3<Ф		0				_
		Assembly deflection		beyo	ond the e	dge of backl	ight ≤0.15mı	m 	

Part. No	KD050FM-1	REV	V1.0	Page 22 of 26
----------	-----------	-----	------	---------------



5.0	TP Relat ed	Newton Ring	Newton Ring area>1/3 TP area NG Newton Ring area≤1/3 TP area OK	2.排規性 似牛顿环
		TP corner broken X: length Y: width Z: height	$ \begin{array}{ c c c c c c }\hline X & Y & Z \\ \hline X \leq 3.0 \text{mm} & Y \leq 3.0 \text{mm} & Z < \text{LCD} \\ \hline \text{thickness} & Z \\ \hline \star & \\ \hline \text{Circuitry broken is not allowed.} \\ \hline \end{array} $	X
		TP edge broken X: length Y: width	X Y Z X≤6.0mm Y≤2.0mm thickness	X
Criteria (fun	ctional i	Z : height	* Circuitry broken is not allowed.	

<u> Criteria (functional items)</u>

Number	Items	Criteria (mm)
1	No display	Not allowed
2	Missing segment	Not allowed
3	Short	Not allowed
4	Backlight no lighting	Not allowed
5	TP no function	Not allowed

Part. No	KD050FM-1	REV	V1.0	Page 23 of 26
----------	-----------	-----	------	---------------

8. Reliability Test Result

8.1 Condition

Item	Condition	Sample Size	Test Result	Note
Low Temperature Operating Life test	-20℃, 96HR		pass	-
Thermal Humidity	60℃, 90%RH, 96HR		pass	-
Operating Life test Temperature Cycle ON/OFF test	-20°C ↔ 70°C, ON/OFF, 20CYC		pass	(1)
High Temperature Storage test	80℃, 96HR	3ea	pass	-
Low Temperature Storage test	−30°C, 96HR	3ea	pass	-
ESD test	150pF, 330 Ω , ±6KV(Contact)/± 8KV(Air), 5 points/panel, 10 times/point	3ea	pass	
Thermal Shock Resistance	The sample should be allowed to stand the following 5 cycles of operation: TSTL for 30 minutes -> normal temperature for 5 minutes -> TSTH for 30 minutes -> normal temperature for 5 minutes, as one cycle, then taking it out and drying it at normal temperature, and allowing it stand for 24 hours	3ea	pass	
Box Drop Test	1 Corner 3 Edges 6 faces, 66cm(MEDIUM BOX)	1box	pass	-

Note (1) ON Time over 10 seconds, OFF Time under 10 seconds

Part. No	KD050FM-1	REV	V1.0	Page 24 of 26
----------	-----------	-----	------	---------------

9. Cautions and Handling Precautions

9.1 Handling and Operating the Module

- (1) When the module is assembled, it should be attached to the system firmly.
- Do not warp or twist the module during assembly work.
- (2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- (3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- (4) Do not allow drops of water or chemicals to remain on the display surface.
- If you have the droplets for a long time, staining and discoloration may occur.
- (5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.
- Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static; it may cause damage to the CMOS ICs.
- (9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (10) Do not disassemble the module.
- (11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (12) Pins of I/F connector shall not be touched directly with bare hands.
- (13) Do not connect, disconnect the module in the "Power ON" condition.
- (14) Power supply should always be turned on/off by the item 6.1 Power On Sequence &6.2 Power Off Sequence

9.2 Storage and Transportation.

- (1) Do not leave the panel in high temperature, and high humidity for a long time.
- (2) Do not store the TFT-LCD module in direct sunlight.
- (3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- (4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.
- In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- (5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.

Part. No KD050FM-1 REV V1.0 Page 25 of 26





10.Packing

---TBD----

Part. No KD050FM-1 REV V1.0 Page 26 of 26
