


N-channel MOSFET


Features

- 500V,20A
- $R_{DS(on)}$ =0.21 Ω @ V_{GS} =10V, I_{D} =10A
- High speed switching
- High ruggedness
- 100% avalanche tested
- Improved dv/dt capability

General Description

KDF20N50 is well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.





Absolute Maximum Ratings

Symbol	Parameter	Value	Units	
V _{DSS}	Drain-Source Voltage	500	V	
V_{GS}	Gate-Source Voltage	<u>+</u> 30	V	
I _D	Continuous Drain Current(TC=25°C)	20	А	
I _{DM}	I _{DM} Pulsed Drain Current(Note 1)		А	
EAS	Single Pulsed Avalanche Energy(Note 2)	1100	mJ	
dV/dt	Peak Diode Recovery dv/dt(Note 3)	4.5	V/ns	
D	Maximum Power Dissipation ($T_{C}\text{=}25^{\circ}\text{C}$)	280	W	
P_D	Maximum Power Dissipation (T _C =100 °C)	112	W	
T_J	Operating Junction Temperature Range	-55 to +150	°C	
T _{STG}	Storage Temperature Range -55 to +150		°C	

Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature
- 2. Starting $T_J=25^{\circ}C$, L=5mH, $R_G=50\Omega$, $I_D=20A$, $V_{GS}=10V$
- 3. $I_{SD}{\leqslant}20A$, di/dt ${\leqslant}200A$ /us, $V_{DD}{\leqslant}BV_{DSS}$. Starting $T_{J}{=}25\,^{\circ}\!\!\mathrm{C}$

Thermal data

Symbol	Parameter	Max.	Units
R _{th J-C}	Thermal Resistance, Junction to case	0.44	°C / W
R _{th J-A}	Thermal Resistance, Junction to ambient	40	°C / W



Electrical Characteristics (T_C=25℃ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	500	-	-	V
I _{DSSS}	Drain-Source Leakage Current	V _{DS} =500V, V _{GS} =0V	-	-	1	uA
I _{GSS}	Gate Leakage Current, Forward	V_{GS} =25V, V_{DS} =0V	-	-	100	nA
	Gate Leakage Current, Reverse	V _{GS} = -25V, V _{DS} =0V	-	-	-100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}$, $I_{D}=250uA$	2	-	4.5	V
R _{DS(on)}	Collector-Emitter Saturation Voltage	V _{GS} =10V, I _D =10A	-	0.21	-	Ω
Q_g	Total Gate Charge	V _{DD} =400V V _{GS} =10V I _D =20A	-	70	-	nC
Q_{gs}	Gate-Source Charge		-	20	-	nC
Q_{gd}	Gate-Drain Charge		-	35	-	nC
t _{d(on)}	Turn-on Delay Time	V_{DS} =250V V_{GS} =10V I_{D} =20A R_{G} =25 Ω	-	100	-	ns
t _r	Turn-on Rise Time		-	400	-	ns
t _{d(off)}	Turn-off Delay Time		-	100	-	ns
t f	Turn-off Fall Time		-	100	-	ns
C _{iss}	Input Capacitance	V_{DS} =25V V_{GS} =0V f = 100kHz	-	2750	-	pF
Coss	Output Capacitance		-	420	-	pF
C _{rss}	Reverse Transfer Capacitance		-	40	-	pF

Source-Drain Ratings and Characteristics (Tc=25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
V _{SD}	Forward On Voltage	V _{GS} =0V,I _S =20A	-	-	1.5	V
Is	Continuous Diode Forward Current		-	-	20	Α
I _{SM}	Maximum Pulsed Drain-Source Diode Forward Current				80	Α
trr	Reverse Recovery Time	V _{GS} =0V,I _S =20A	-	510		ns
Q _{rr}	Reverse Recovery Charge	dI _F /dt=100A/us	-	7.3		uC




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs




Figure 4. Body Diode Forward Voltage




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics








Figure 8. On-Resistance Variation




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs Case Temperature




Figure 11. Transient Thermal Response Curve




Fig12. Diode reverse recovery test circuit waveform




Fig13. Unclamped inductive test circuit waveform




Fig14. Gate charge test circuit waveform





Fig15. Switching time waveform



TO3P PACKAGE OUTLINE





Disclaimers

KEDA Semiconductor Co., Ltd reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to KEDA's terms and conditions supplied at the time of order acknowledgement.

KEDA Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent KEDA deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

KEDA Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using KEDA's components. To minimize risk, customers must provide adequate design and operating safeguards.

KEDA Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its parent rights, nor the rights of others. Reproduction of information in KEDA's datasheets or data books sis permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. KEDA Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of KEDA's products with statements different from or beyond the parameters stated by KEDA Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated KEDA's product or service and is unfair and deceptive business practice. KEDA Semiconductor Co., Ltd is not responsible or liable for any such statements.