

## 60V Complementary PowerTrench MOSFET

## KDS8333C

www.datasheet4u.com

## ■ Features

## ● N-Channel

4.1 A, 30 V  $R_{DS(ON)} = 80\text{m}\Omega$  @  $V_{GS} = 10\text{V}$  $R_{DS(ON)} = 130\text{m}\Omega$  @  $V_{GS} = 4.5\text{V}$ 



## ● P-Channel

-3.4 A, 30 V  $R_{DS(ON)} = 130\text{m}\Omega$  @  $V_{GS} = -10\text{V}$  $R_{DS(ON)} = 200\text{m}\Omega$  @  $V_{GS} = -4.5\text{V}$ 

## ● Low gate charge

● High performance trench technology for extremely low  $R_{DS(ON)}$ .

## ● High power and handling capability in a widely used surface mount package.

■ Absolute Maximum Ratings  $T_a = 25^\circ\text{C}$ 

Parameter	Symbol	N-Channel	P-Channel	Unit
Drain to Source Voltage	$V_{DSS}$	30	-60	V
Gate to Source Voltage	$V_{GS}$	$\pm 16$	$\pm 20$	V
Drain Current Continuous (Note 1a)	$I_D$	4.1	-3.4	A
Drain Current Pulsed		20	-20	A
Power Dissipation for Single Operation	$P_D$	2		W
Power Dissipation for Single Operation (Note 1a) (Note 1b) (Note 1c)	$P_D$	1.6		W
		1		
		0.9		
Operating and Storage Temperature	$T_J, T_{STG}$	-55 to 150		$^\circ\text{C}$
Thermal Resistance Junction to Ambient (Note 1a)	$R_{\theta JA}$	78		$^\circ\text{C}/\text{W}$
Thermal Resistance Junction to Case (Note 1)	$R_{\theta JC}$	40		$^\circ\text{C}/\text{W}$

## KDS8333C

www.d... Electrical Characteristics Ta = 25°C

Parameter	Symbol	Testconditions	Min	Typ	Max	Unit	
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	N-Ch	30		V	
		V <sub>GS</sub> = 0 V, I <sub>D</sub> = -250 μA	P-Ch	-30			
Breakdown Voltage Temperature Coefficient	$\frac{\Delta BV_{DSS}}{\Delta T_J}$	I <sub>D</sub> = 250 μA, Referenced to 25°C	N-Ch		25	mV/°C	
		I <sub>D</sub> = -250 μA, Referenced to 25°C	P-Ch		-22		
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 24V, V <sub>GS</sub> = 0 V	N-Ch		1	μA	
		V <sub>DS</sub> = -24 V, V <sub>GS</sub> = 0 V	P-Ch		-1		
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>GS</sub> = ±16V, V <sub>DS</sub> = 0 V	N-Ch		±100	nA	
		V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V	P-Ch		±100		
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	N-Ch	1	1.7	3	V
		V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μA	P-Ch	-1	-1.8	-3	
Gate Threshold Voltage Temperature Coefficient	$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	I <sub>D</sub> = 250 μA, Referenced to 25°C	N-Ch		-4.2	mV/°C	
		I <sub>D</sub> = -250 μA, Referenced to 25°C	P-Ch		3.7		
Static Drain-Source On-Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4.1A	N-Ch		67	80	mΩ
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4.1 A, T <sub>J</sub> = 125°C			81	130	
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 3.2 A			103	145	
Static Drain-Source On-Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = -10 V, I <sub>D</sub> = -3.4A	P-Ch		105	130	
		V <sub>GS</sub> = -10 V, I <sub>D</sub> = -3.4 A, T <sub>J</sub> = 125°C			167	200	
		V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -2.5A			147	220	
On-State Drain Current	I <sub>D(on)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 5V	N-Ch	10		A	
		V <sub>GS</sub> = -10 V, V <sub>DS</sub> = -5V	P-Ch	-5			
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> = 5V, I <sub>D</sub> = 4.1A	N-Ch		9	S	
		V <sub>DS</sub> = -5V, I <sub>D</sub> = -3.4A	P-Ch		5		
Input Capacitance	C <sub>iss</sub>	N-Channel V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz	N-Ch		282	pF	
			P-Ch		185		
Output Capacitance	C <sub>oss</sub>	P-Channel	N-Ch		49	pF	
			P-Ch		56		
Reverse Transfer Capacitance	C <sub>rss</sub>	V <sub>DS</sub> = -10 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz	N-Ch		20	pF	
			P-Ch		26		
Gate Resistance	R <sub>G</sub>	V <sub>GS</sub> = 15 mV, f = 1.0MHz	N-Ch		2.3	Ω	
		V <sub>GS</sub> = -15 mV, f = 1.0MHz	P-Ch		-9.6		
Turn-On Delay Time	t <sub>d(on)</sub>	N-Channel V <sub>DD</sub> = 10 V, I <sub>D</sub> = 1 A,	N-Ch		4.5	9	ns
			P-Ch		4.5	9	
Turn-On Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, R <sub>GEN</sub> = 6 Ω (Note 2)	N-Ch		6	12	ns
			P-Ch		13	23	
Turn-Off Delay Time	t <sub>d(off)</sub>	P-Channel V <sub>DD</sub> = -10 V, I <sub>D</sub> = -1 A,	N-Ch		19	34	ns
			P-Ch		11	20	
Turn-Off Fall Time	t <sub>f</sub>	V <sub>GS</sub> = -4.5 V, R <sub>GEN</sub> = 6 Ω (Note 2)	N-Ch		1.5	3	ns
			P-Ch		2	4	
Total Gate Charge	Q <sub>g</sub>	N-Channel V <sub>DS</sub> = 10V, I <sub>D</sub> = 4.1A, V <sub>GS</sub> = 4.5V	N-Ch		4.7	6.6	nC
			P-Ch		4.1	5.7	
Gate-Source Charge	Q <sub>gs</sub>	R <sub>GEN</sub> = 6 Ω (Note 2)	N-Ch		0.9	nC	
			P-Ch		0.8		
Gate-Drain Charge	Q <sub>gd</sub>	V <sub>DS</sub> = -10V, I <sub>D</sub> = -3.4A, V <sub>GS</sub> = -4.5V (Note 2)	N-Ch		0.6	nC	
			P-Ch		0.4		


## KDS8333C

www.dia.com.cn Electrical Characteristics Ta = 25°C

Parameter	Symbol	Testconditions	Min	Typ	Max	Unit
Drain-Source Diode Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 1.3A (Not 2)		0.8	1.2	V
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = -1.3A (Not 2)		0.8	-1.2	
Diode Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = 4.1 A, diF/dt = 100 A/μs		16.3		nS
		I <sub>F</sub> = -3.4 A, diF/dt = 100 A/μs		14.5		
Diode Reverse Recovery Charge	Q <sub>rr</sub>	I <sub>F</sub> = 4.1 A, diF/dt = 100 A/μs		26.7		nC
		I <sub>F</sub> = -3.4 A, diF/dt = 100 A/μs		21.1		

## Notes:

1. R<sub>θJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>θJC</sub> is guaranteed by design while R<sub>θCA</sub> is determined by the user's board design.



a) 79°C/W when mounted on a 0.5in<sup>2</sup> pad of 2 oz copper



b) 125°C/W when mounted on a 0.02 in<sup>2</sup> pad of 2 oz copper



c) 135°C/W when mounted on a minimum pad.

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < 300μs, Duty Cycle < 2.0%