

Hello All,

8/16/32GB 27nm eMMC parts are now available to sample (CS type)! Please input sample requests for all customers using old generations of moviNAND now. We'll expedite for ASAP delivery.

SEC will ramp 27nm production quickly so it is imperative that all customers get qualified ASAP.

Please work closely with FAE and SSI Marketing should there be any issues with converting to 27nm. Thank you!

- **27nm sample schedule:**

SIZE	PART NUMBER	FLASH	CNTRL	MMC	PKG	ES	CS
2GB	TBD	1*16Gb	TBD	4.41	11.5x13mm	early Q2'11	
4GB	TBD	1*32Gb	TBD	4.41	12x16mm	Q1'11	
8GB	KLM8G2FEJA-A001002	2*32Gb	VFX	4.41	12x16mm	-	Now
16GB	KLMAG4FEJA-A001008	4*32Gb	VFX	4.41	12x16mm	-	Now
32GB	KLMBG8FEJA-A001005	8*32Gb	VFX	4.41	12x16mm	-	Now
64GB	KLMCGAFEJA-B001001	16*32Gb	VFX	4.41	14x18mm	-	Nov'10

- **Updated datasheet:**

<<KLMXGXFEJA-X001(MMC4 41 2xnm based moviNAND)1 0.pdf>>

Best regards,

Tuoi

Notice: Unless specifically identified as a firm offer or an offer to sell, this message is not an offer of sale. Any terms stated in this message or prices quoted are merely indications of terms on which Samsung Semiconductor, Inc. may consider selling, and are not intended to be binding.

# Samsung e.MMC moviNAND Product family

---

## e.MMC 4.41 Specification compatibility

# datasheet

SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of Samsung Electronics. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or otherwise.

Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

For updates or additional information about Samsung products, contact your nearest Samsung office.

All brand names, trademarks and registered trademarks belong to their respective owners.

© 2010 Samsung Electronics Co., Ltd. All rights reserved.

## Revision History

<u>Revision No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>	<u>Editor</u>
0.0	1. Initial issue	Jul. 02, 2010	Draft	S.M.Lee
0.5	1.Smart Report in chapter 5.2 is changed. 2.Active Current in Chapter 8.1 is changed. 3.Standby Current in Chapter 8.2 is changed. 4.Sleep Current in Chapter 8.3 is changed. 5.Errata are corrected. 6.Write Timeout is changed in Chapter 7.1 7.8GB, 32GB, 64GB products are added	Aug. 20, 2010	Advance	S.M.Lee
1.0	1.14mmx18mmx1.0mm package is added. 2. Final version updata	Oct. 07, 2010	Final	S.M.Lee

**Table Of Contents**

1.0 PRODUCT LIST .....	5
2.0 KEY FEATURES .....	5
3.0 PACKAGE CONFIGURATIONS .....	6
3.1 169 Ball Pin Configuration .....	6
3.1.1 12mm x 16mm x 1.2mm Package Dimension .....	7
3.1.2 12mm x 16mm x 1.4mm Package Dimension .....	8
3.1.3 14mm x 18mm x 1.0mm Package Dimension .....	9
3.1.4 14mm x 18mm x 1.4mm Package Dimension .....	10
3.2 Product Architecture .....	11
4.0 e.MMC 4.41 features .....	12
4.1 Data Write .....	12
4.2 Reliable Write .....	13
4.3 Secure Trim .....	13
4.4 High Priority Interrupt .....	14
4.5 Background Operation .....	15
5.0 Technical Notes .....	17
5.1 S/W Algorithm .....	17
5.1.1 Partition Management .....	17
5.1.1.1 Boot Area Partition .....	17
5.1.1.2 RPMB Area Partition .....	17
5.1.1.3 Enhanced Partition (Area) .....	17
5.1.2 Write protect management .....	18
5.1.2.1 User Area Write Protection .....	18
5.1.2.2 Boot Partition Write Protection .....	18
5.1.3 Boot operation .....	19
5.1.4 Wear Leveling .....	20
5.1.5 User Density .....	20
5.1.6 Auto Power Saving Mode .....	21
5.1.7 End of Life Management .....	21
5.2 Smart Report .....	21
5.2.1 Smart Report Sequence .....	21
5.2.2 Smart Report Output Data (For Customer) .....	22
5.2.3 Performance .....	22
6.0 REGISTER VALUE .....	23
6.1 OCR Register .....	23
6.2 CID Register .....	23
6.2.1 Product name table (In CID Register) .....	23
6.3 CSD Register .....	24
6.4 Extended CSD Register .....	25
6.4.1 Density Specification .....	27
7.0 AC PARAMETER .....	28
7.1 Time Parameter .....	28
7.2 Bus Timing Parameter .....	28
7.3 Bus timing for DAT signals during 2x data rate operation(TBD) .....	30
7.3.1 Dual data rate interface timings .....	30
8.0 DC PARAMETER .....	31
8.1 Active Power Consumption during operation .....	31
8.2 Standby Power Consumption in auto power saving mode and standby state .....	31
8.3 Sleep Power Consumption in Sleep State .....	31
8.4 Supply Voltage .....	31
8.5 Bus Operating Conditions .....	31
8.6 Bus Signal Line Load .....	32
9.0 moviNAND Connection Guide .....	33
9.1 x8 support Host connection Guide .....	33
9.2 x4 support Host connection Guide .....	33

## INTRODUCTION

The SAMSUNG moviNAND is an embedded MMC solution designed in a BGA package form. moviNAND operation is identical to a MMC card and therefore is a simple read and write to memory using MMC protocol v4.41 which is an industry standard.

moviNAND consists of NAND flash and a MMC controller. 3V supply voltage is required for the NAND area (VDDF) whereas 1.8V or 3V dual supply voltage (VDD) is supported for the MMC controller. Maximum MMC interface frequency of 52MHz and maximum bus widths of 8 bit are supported.

There are several advantages of using moviNAND. It is easy to use as the MMC interface allows easy integration with any microprocessor with MMC host. Any revision or amendment of NAND is invisible to the host as the embedded MMC controller insulates NAND technology from the host. This leads to faster product development as well as faster times to market.

The embedded flash management software or FTL(Flash Transition Layer) of moviNAND manages Wear Leveling, Bad Block Management and ECC. The FTL supports all features of the Samsung NAND flash and achieves optimal performance.

## 1.0 PRODUCT LIST

Capacities	moviNAND Part ID	NAND Flash Type	Power System	Package size	Pin Configuration
8GB	KLM8G2FEJA-A001	32Gb MLC x 2	- Interface power : VDD (1.70V ~ 1.95V or 2.7V ~ 3.6V) - Memory power : VDDF (2.7V ~ 3.6V)	12mm x 16mm x 1.2mm	169FBGA
16GB	KLMAG4FEJA-A001	32Gb MLC x 4		14mm x 18mm x 1.0mm	
	KLMAG4FEJA-B001			12mm x 16mm x 1.4mm	
32GB	KLMBG8FEJA-A001	32Gb MLC x 8		14mm x 18mm x 1.4mm	
64GB	KLMCGAFEJA-B001	32Gb MLC x 16			

## 2.0 KEY FEATURES

- MultiMediaCard System Specification Ver. 4.41 compatible. Detail description is referenced by JEDEC Standard
- SAMSUNG moviNAND supports below special features which are being discussed in JEDEC
  - High Priority Interrupt scheme is supported
  - Back ground operation is supported.
- Full backward compatibility with previous MultiMediaCard system ( 1bit data bus, multi-moviNAND systems)
- Data bus width : 1bit (Default) , 4bit and 8bit
- MMC I/F Clock Frequency : 0~ 52MHz  
MMC I/F Boot Frequency : 0~ 52MHz
- Temperature : Operation(-25°C~85°C), Storage without operation (-40°C ~ 85°C)
- Power : Interface power --> VDD (1.70V ~ 1.95V or 2.7V ~ 3.6V) , Memory power --> VDDF(2.7V ~ 3.6V)

### 3.0 PACKAGE CONFIGURATIONS

#### 3.1 169 Ball Pin Configuration

[Table 1] 169 Ball Information

Pin NO	Name	Pin NO	Name
K6	VDD	AA5	VDD
T10	VDDF	W4	VDD
K2	VDDI	Y4	VDD
R10	Vss	AA3	VDD
W5	CMD	U9	VDDF
W6	CLK	M6	VDDF
H3	DAT0	N5	VDDF
H4	DAT1	U8	Vss
H5	DAT2	M7	Vss
J2	DAT3	AA6	Vss
J3	DAT4	P5	Vss
J4	DAT5	Y5	Vss
J5	DAT6	K4	Vss
J6	DAT7	Y2	Vss
H6	RFU	AA4	Vss
H7	RFU	U5	RSTN
K5	RFU		
M5	RFU		
M8	RFU		
M9	RFU		
M10	RFU		
N10	RFU		
P3	RFU		
P10	RFU		
R5	RFU		
T5	RFU		
U6	RFU		
U7	RFU		
U10	RFU		
AA7	RFU		
AA10	RFU		




Figure 1. 169-FBGA







3.1.3 14mm x 18mm x 1.0mm Package Dimension




Figure 4. Package Dimension



### 3.2 Product Architecture

- moviNAND consists of NAND Flash and Controller. VDD is for Controller power and VDDF is for flash power




Figure 6. moviNAND Block Diagram

## 4.0 e.MMC 4.41 features

### 4.1 Data Write

Host can configure reliability mode to protect existing data per each partition.

This reliability mode has to be set before partitioning is completed.

This reliability setting only impacts the reliability of the main user area and the general purpose partitions.

[Table 2] EXT\_CSD value for reliability setting in write operation

Name	Field	Size (Bytes)	Cell Type	EXT_CSD-slice	Value
Data Reliability Supports	WR_REL_PARAM	1	R	166	
Data Reliability Configuration	WR_REL_SET	1	R/W	167	

The below table shows each field of WR\_REL\_PARAM

[Table 3] Definition 1 of EXT\_CSD value for reliability setting

Name	Field	Bit	Size	Type	Value
Host controlled data reliability	HS_CTRL_REL	0	1	R	
Reserved	-	1	-	-	
Enhanced Reliable Write	EN_REL_WR	2	1	R	
Reserved	-	7:3	-	-	

Explanation of each field in the upper table is mentioned below

[Table 4] Definition 2 of EXT\_CSD value for reliability setting

Fields	Definitions
HS_CTRL_REL	0x0: All the WR_DATA_REL parameters in the WR_REL_SET register are read only bits. 0x1: All the WR_DATA_REL parameters in the WR_REL_SET registers are R/W.
EN_REL_WR	0x0: The device supports the previous definition of reliable write. 0x1: The device supports the enhanced definition of reliable write

The below table shows each field of WE\_REL\_SET

[Table 5] Definition 3 of EXT\_CSD value for reliability setting

Name	Field	Bit	Size	Type	Value
Write Data Reliability (user Area)	WR_DATA_REL_USR	0	1	R (if HS_CTRL_REL=0) R/W (if HS_CTRL_REL=1)	
Write Data Reliability Partition 1	WR_DATA_REL_1	1	1	R (if HS_CTRL_REL=0) R/W (if HS_CTRL_REL=1)	
Write Data Reliability Partition 2	WR_DATA_REL_2	2	1	R (if HS_CTRL_REL=0) R/W (if HS_CTRL_REL=1)	
Write Data Reliability Partition 3	WR_DATA_REL_3	3	1	R (if HS_CTRL_REL=0) R/W (if HS_CTRL_REL=1)	
Write Data Reliability Partition 4	WR_DATA_REL_4	4	1	R (if HS_CTRL_REL=0) R/W (if HS_CTRL_REL=1)	
Reserved	-	7:5	-	-	

## 4.2 Reliable Write

[Table 6] EXT\_CSD value for reliable write

Name	Field	Size (Bytes)	Cell Type	CSD-slice	Value
Data Reliability Supports	WR_REL_PARAM	1	R	166	

The below table shows each fields of WR\_REL\_PARAM

[Table 7] Definition 1 of EXT\_CSD value for reliable write

Name	Field	Bit	Size	Type	Value
Host controlled data reliability	HS_CTRL_REL	0	1	R	
Reserved	-	1	-	-	
Enhanced Reliable Write	EN_REL_WR	2	1	R	
Reserved	-	7:3	-	-	

Explanation of each field in the upper table are mentioned below

[Table 8] Definition 2 of EXT\_CSD value for reliable write

Fields	Definitions
HS_CTRL_REL	0x0: All the WR_DATA_REL parameters in the WR_REL_SET register are read only bits. 0x1: All the WR_DATA_REL parameters in the WR_REL_SET registers are R/W.
EN_REL_WR	0x0: The device supports the previous definition of reliable write. 0x1: The device supports the enhanced definition of reliable write

Reliable write with EN\_REL\_WR is 0x1 supports atomicity of sector unit.

The block size defined by SET\_BLOCKLEN (CMD16) is ignored and reliable write is executed as only 512 byte length. There is no limit on the size of the reliable write.

[Table 9] EXT\_CSD value for reliable write

Name	Field	Size (Bytes)	Cell Type	CSD-slice	Value
Reliable Write Sector Count	REL_WR_SEC_C	1	R	[222]	

## 4.3 Secure Trim

Secure Trim operation consists of Secure Trim Step1 and Secure Trim Step2.

In Secure Trim Step 1 the host defines the range of write blocks that it would like to mark for the secure purge.

[Table 10] EXT\_CSD value for secure trim

Name	Field	Size (Bytes)	Cell Type	CSD-slice	Value
Secure Trim Multiplier	SEC_TRIM_MULT	1	R	[229]	

[Table 11] Definition of EXT\_CSD value for secure trim

Field	Definitions
SEC_TRIM_MULT	Secure Trim Step2 Timeout = 300ms x ERASE_TIMEOUT_MULT x SEC_TRIM_MULT

Area marked by Secure Trim Step1 is shown as EXT\_CSD[181](ERASED\_MEM\_CONT) before Secure Trim Step2 is completed.

When Secure Trim Step2 is issued, if there is no data marked by Secure Trim Step1, Secure Trim Step2 does not work.

## 4.4 High Priority Interrupt

High Priority Interrupt is to stop ongoing operation and perform read operation with high priority

Command set for High Priority Interrupt operation is the below

[Table 12] Command List for High Priority Interrupt

CMD Index	Type	Argument	Resp	Abbreviation	Command Description
CMD12	ac	[31:16] – RCA* [15:1] – stuff bits [0] – High Priority Interrupt* *To be used only to send a High Priority Interrupt	R1b	STOP_TRANSMISSION	If High Priority Interrupt flag is set the device shall interrupt its internal operations in a well defined timing

Interruptible commands by read while write operation are the below.

[Table 13] List of Interruptible Command

Commands	Names	Notes
CMD24	WRITE SINGLE BLOCK	-
CMD25	WRITE MULTIPLE BLOCKS	-
CMD25	RELIABLE WRITE	Stopping a reliable write command with 'High Priority Interrupt' flag set turns that command into a reliable write command
CMD38	ERASE	-
	TRIM	-
	SECURE ERASE	-
	SECURE TRIM	-
CMD6	SWITCH	BACKGROUND OPERATION ONLY

[Table 14] Changes in the EXT\_CSD Register

Name	Field	Size (Bytes)	Cell Type	EXT_CSD slice	Value
High Priority Interrupt support	HPI_FEATURES	1	R	503	
High Priority Interrupt management	HPI_MGMT	1	R/W/E_P	161	
Partition switching timing	PARTITION_SWITCH_TIME	1	R	199	
Out Of Interrupt busy timing( normal area )	OUT_OF_INTERRUPT_TIME	1	R	198	
Number of correctly programmed sectors	CORRECTLY_PRG_SECTORS_NUM	1	R	[242:245]	

\* Explanation of each field in the Table 14 is in the Table 15 .

[Table 15] EXT\_CSD for HPI

Fields	Definitions
HPI_FEATURES	Bit 0 means HPI_SUPPORT Bit 0 = 0x0 : High Priority Interrupt mechanism not supported Bit 0 = 0x1 : High Priority Interrupt mechanism supported  Bit 1 means HPI_IMPLEMENTATION 0x0 : HPI mechanism implementation based on CMD13 0x1 : HPI mechanism implementation based on CMD12
HPI_MGMT	Bit 0 means HPI_EN 0x0 : HPI mechanism not activated by the host 0x1 : HPI mechanism activated by the host
PARTITION_SWITCH_TIME	This field indicates the maximum timeout for the SWITCH command (CMD6) when switching partitions by changing PARTITION_ACCESS bits in PARTITION_CONFIG field (EXT_CSD byte [179]). Time is expressed in units of 10 milliseconds
OUT_OF_INTERRUPT_TIME	This field indicates the maximum timeout to close a command interrupted by HPI - time between the end bit of CMD12/ CMD13 to the DAT0 release by the device.
CORRECTLY_PRG_SECTOR_NUM	This field indicates how many 512B sectors were successfully programmed by the last WRITE_MULTIPLE_BLOCK command (CMD25). $CORRECTLY\_PRG\_SECTORS\_NUM = EXT\_CSD[242] * 2^0 + EXT\_CSD[243] * 2^8 + EXT\_CSD[244] * 2^{16} + EXT\_CSD[245] * 2^{24}$

## 4.5 Background Operation

When the host is not being serviced, moviNAND can do internal operation by using "Background Operation" command. In this operation which takes long time to complete can be handled later when host ensure enough idle time (In Back ground operation)

Background Operation Sequence is the following

[Table 16] Background Operation Sequence

Function	Command	Description
Background Operation Check	CMD8 Or Card Status Register	If BKOPS_STATUS is not 0 or 6 <sup>th</sup> bit of card status register is set, there are something to be performed by background operation
Background Operation Start	CMD6	Background operation starts by BKOPS_START is set to any value. When background operation is completed BKOPS_STATUS is set to 0 and BKOPS_START is set to 0.
Background Operation Stop	HPI	If the background operation is stopped BKOPS_START is set to 0

[Table 17] Background operation EXT\_CSD Value

Name	Field	Size (Bytes)	Cell Type	CSD-slice	Value
Background operation Support	BKOPS_SUPPORT	1	R	502	
Enable background operations handshake	BKOPS_EN	1	R/W	163	
Background operations status	BKOPS_STATUS	1	R	246	
Manually start background operations	BKOPS_START	1	W/E_P	164	

[Table 18] Background operation field description

Fields	Descriptions
BKOPS_SUPPORT	'0' means Background operation is not supported '1' means Background operation is supported
BKOPS_EN	'0' means host does not support background operation '1' means host use background operation manually
BKOPS_STATUS	'0' means No background work pending '1' means pending background work existing. '2' means pending background work existing & performance being impacted. '3' means pending background work existing & critical
BKOPS_START	Background operation start while BKOPS_START is set to any value. '0' means Background operation is enabled.

[Table 19] Card Status Register for Background Operation

Bits	Identifier	Type	Det Mode	Value	Description	Clear Cond
6	URGENT_BKOPS	S	R	"0" = Not Urgent "1" = Urgent	If set, device needs to perform background operations urgently. Host can check EXT_CSD field BKOPS_STATUS for the detailed level ( in case of BKOPS_STATUS is 2 or 3 )	A



## 5.0 Technical Notes

### 5.1 S/W Algorithm

#### 5.1.1 Partition Management

The device initially consists of two Boot Partitions and RPMB Partition and User Data Area.

The User Data Area can be divided into four General Purpose Area Partitions and User Data Area partition. Each of the General Purpose Area partitions and a section of User Data Area partition can be configured as enhanced partition.

##### 5.1.1.1 Boot Area Partition

Default size of each Boot Area Partition is 512KB and can be changed by Vendor Command as multiple of 512KB.

Boot Partition size & RPMB Partition Size are set by the following command sequence at same time:

[Table 20] Sequence of Boot Area Partition size settings

Function	Command	Description
Partition Size Change Mode	CMD62(0xEFAC62EC)	Enter the Partition Size Change Mode
Partition Size Set Mode	CMD62(0x00CBAAE7)	Partition Size setting mode
Set Boot Partition Size	CMD62(BOOT_SIZE_MULT1)	Boot Size value

Boot partition size is calculated as ( 128KB \* BOOT\_SIZE\_MULT1 )

BOOT\_SIZE\_MULT1 should be set as multiple of 4.

The size of Boot Area Partition 1 and 2 can not be set independently. It is set as same value.

##### 5.1.1.2 RPMB Area Partition

Default size of RPMB Area Partition is 128 KB and can be changed by Vendor Command as multiple of 128KB.

Boot Partition size & RPMB Partition Size are set by the following command sequence at same time:

[Table 21] Sequence of RPMB Area Partition size settings

Function	Command	Description
Partition Size Change Mode	CMD62(0xEFAC62EC)	Enter the Partition Size Change Mode
Partition Size Set Mode	CMD62(0x00CBAAE7)	Partition Size setting mode
Set RPMB Partition Size	CMD62(RPMB_SIZE_MULT1)	RPMB Partition Size value

RPMB partition size is calculated as ( 128KB \* RPMB\_SIZE\_MULT1 ).

In RPMB partition, CMD 0, 6, 8, 12, 13, 15, 18, 23, 25 are admitted.

Access Size of RPMB partition is defined as the below:

[Table 22] REL\_WR\_SEC\_C value for write operation on RPMB partition

REL_WR_SEC_C	Description
REL_WR_SEC_C = 1	Access sizes 256B and 512B supported to RPMB partition
REL_WR_SEC_C > 1	Access sizes up to REL_WR_SEC_C * 512B supported to RPMB partition with 256B granularity

Any undefined set of parameters or sequence of commands results in failure access.

If the failure is in data programming case, the data is not programmed. And if the failure occurs in data read case, the read data is '0x00'.

##### 5.1.1.3 Enhanced Partition (Area)

SAMSUNG moviNAND adopts Enhanced User Data Area as SLC Mode. Therefore when master adopts some portion as enhanced user data area in User Data Area, that area occupies double size of original set up size. ( ex> if master set 1MB for enhanced mode, total 2MB user data area is needed to generate 1MB enhanced area)

Max Enhanced User Data Area size is defined as (MAX\_ENH\_SIZE\_MULT x HC\_WP\_GRP\_SIZE x HC\_ERASE\_GPR\_SIZE x 512kBytes)

## 5.1.2 Write protect management

In order to allow the host to protect data against erase or write, the device shall support write protect commands.

### 5.1.2.1 User Area Write Protection

TMP\_WRITE\_PROTECT (CSD[12]) and PERM\_WRITE\_PROTECT(CSD[13]) registers allow the host to apply write protection to whole device including Boot Partition, RPMB Partition and User Area.

[Table 23] whole device write protect priority

Class	Setting	Priority
Permanent write protect	SET : One time programmable	1
	CLR : Not available	
Temporary write protect	SET : Multiple programmable	4
	CLR : Multiple programmable	

USER\_WP (EXT\_CSD[171]) register allows the host to apply write protection to all the partitions in the user area.

[Table 24] User area write protect priority

Class	Setting	Priority
Permanent write protect	SET : One time programmable	2
	CLR : Not available	
Power-on write protect	SET : One time programmable on power-on	3
	CLR : After power reset	
Temporary write protect	SET : Multiple programmable	5
	CLR : Multiple programmable	

The host has the ability to check the write protection status of segments by using the SEND\_WRITE\_PROT\_TYPE command (CMD31). When full card protection is enabled all the segments will be shown as having permanent protection.

### 5.1.2.2 Boot Partition Write Protection

BOOT\_WP (EXT\_CSD [173]) register allows the host to apply write protection to Boot Area Partitions.

[Table 25] Boot area write protect priority

Class	Setting	Priority
Permanent write protect	SET : One time programmable	2
	CLR : Not available	
Power-on write protect	SET : One time programmable on power-on	3
	CLR : After power reset	

An attempt to set both the disable and enable bit for a given protection mode (permanent or power-on) in a single switch command will have no impact and switch error occurs.

Setting both B\_PERM\_WP\_EN and B\_PWR\_WP\_EN will result in the boot area being permanently protected.

5.1.3 Boot operation

Device supports not only boot mode but also alternative boot mode.  
 Device supports high speed timing and dual data rate during boot




Figure 7. MultiMediaCard state diagram (boot mode)




Figure 8. MultiMediaCard state diagram (alternative boot mode)

[Table 26] Boot and ack timing value and Initialization time

Timing Factor	Value
(1) Boot ACK Time	< 50 ms
(2) Boot Data Time	< 60 ms
(3) Initialization Time*	< 200ms

\* Definition of Initialization Time : CMD0 ~ CMD1 busy bit clearing time

Minimum function for reading boot data is initialized during boot time and after that full function is initialized during initialization time.

5.1.4 Wear Leveling

The partitions in device have the following NAND type in case of MLC type NAND.

[Table 27] NAND type in each partitions

Partitions		NAND Operation Mode
Boot Area Partition 1		SLC Mode
Boot Area Partition 2		SLC Mode
RPMB Area Partition		SLC Mode
General Purpose Partition		MLC Mode or SLC Mode
User Data Area	Enhanced Area	SLC Mode
	Default Area	MLC Mode

Wear leveling means that blocks should be used evenly in order to expand life span of device. Wear leveling is executed in each partition locally because of each partition with different attribute.




Figure 9. Wear leveling

And then device reserves free block and executes wear-level at each partition respectively.

5.1.5 User Density

Total User Density is master visible area. This area includes boot partition 1, boot partition 2 and RPMB

The default density of boot partition is 512KB.


The default density of RPMB is 128KB and enhanced area is 0 KB.

Boot partition can be expanded to a maximum of 128KB \* BOOT\_SIZE\_MULTI and RPMB can be 128KB \* RPMB\_SIZE\_MULTI. They are adjustable by Vendor Command.

Total User Density depends on device type.

For example, 32MB in the SLC Mode requires 64MB in MLC.

This results in decreasing of user density



[Table 28] Capacity according to partition

	Density	Boot partition 1	Boot partition 2	RPMB	Total User density
MLC	Min.	512KB	512KB	128KB	93.1%
	Max.	32,256KB	32,256KB	32,640KB	93.1% -96MB

[Table 29] Relation between Maximum Enhanced Partition Size and Total User Density

Device	Max. Enhanced Partition Size
8GB	3,632 MB
16GB	7,312 MB
32GB	14,704 MB
64GB	29,408 MB

### 5.1.6 Auto Power Saving Mode

If host does not issue any command during a certain duration (1ms), after previously issued command is completed, the device enters "Power Saving mode" to reduce power consumption.

At this time, commands arriving at the device while it is in power saving mode will be serviced in normal fashion

[Table 30] Auto Power Saving Mode enter and exit

Mode	Enter Condition	Escape Condition
Auto Power Saving Mode	When previous operation which came from Host is completed and no command is issued during a certain time.	If Host issues any command

[Table 31] Comparison between Auto Power Saving Mode and Sleep Mode

	Auto Power Saving Mode	Sleep Mode
NAND Power	ON	OFF
GotoSleep Time	< 1ms	< 1ms
Wakeup Time	< 500ns	TBD

### 5.1.7 End of Life Management

The end of device life time is defined when there is no more available reserved block for bad block management in the device. When the device reaches to end of its life time, device shall change its state to permanent write protection state. In this case, write operation is not allowed any more but read operation is still allowed.

But, reliability of the operation can not be guaranteed after end of life

## 5.2 Smart Report

Samsung provides Report feature for the Host to notice the device state by Meta data. Samsung calls this Smart Report. So Customer can acquire prime factor for understanding at the beginning analysis of error. Below table is the information about Smart Report.

Mode	Contents
Customer Report	<ol style="list-style-type: none"> <li>1. Detect Error Mode</li> <li>2. Detect Super Block Size</li> <li>3. Detect Super Page Size</li> <li>4. Detect Optimal Write Size</li> <li>5. Detect Number Of Banks</li> <li>6. The number of Initial Bad Block, Per Bank</li> <li>7. The number of Run Time Bad Block, Per Bank</li> <li>8. Number of remain block in Reserved Block</li> <li>9. Max, Min, Avg Erase Count</li> <li>10. Number of read reclaim</li> <li>11. Detect Optimal Trim Size</li> <li>12. Hash code</li> <li>13. Max, Min, Avg Erase Count (SLC)</li> <li>14. Max, Min, Avg Erase Count (MLC)</li> </ol>

### 5.2.1 Smart Report Sequence

Functions	Command	Description
Entering Smart Report Mode	CMD62h(0xEFAC62EC) → CMD62h(0xCCEE)	After entering Smart Report Mode, the report-related Values are able to be checked on Read Command.
Confirming Smart Report	CMD17h(0x0)	It is possible to confirm Smart Report after reading Sector 1 at Address 0.
Removing Smart Report Mode	CMD62h(0xEFAC62EC) → CMD62h(0xDECCEE)	Smart Report Mode is removed by this command.

## 5.2.2 Smart Report Output Data (For Customer)

Data Slice	Field	Width	Remark
[3:0]	Error Mode	4 bytes	Normal : 0xD2D2D2D2, OpenFatalError : 0x37373737, RuntimeFatalError : 0x5C5C5C5C, MetaBrokenError : 0xE1E1E1E1 * In case of open error, other fields are not valid.
[7:4]	Super Block Size	4 bytes	Total Size(in byte) of simultaneously erasable physical blocks (e.g., Number of Channel * N-way Interleaving * physical block size)
[11:8]	Super Page Size	4 bytes	Total Size(in byte) of simultaneously programmable physical pages (e.g., Number of Channel * physical page size)
[15:12]	Optimal Write Size	4 bytes	Write size(in byte) at which the device performs best (e.g., Super Page Size * N-way Interleaving)
[19:16]	Number Of Banks	4 bytes	Number of banks connecting to each NAND flash. Bad blocks are managed by each banks.
[23:20]	Bank0 Init Bad Block	4 bytes	Number of initial defective physical blocks in Bank0
[27:24]	Bank0 Runtime Bad Block	4 bytes	Number of runtime defective physical blocks in Bank0
[31:28]	Bank0 remain reserved Block	4 bytes	Number of remain reserved physical blocks in Bank0
[35:32]	Bank1 Init Bad Block	4 bytes	Number of initial defective physical blocks in Bank1
[39:36]	Bank1 Runtime Bad Block	4 bytes	Number of runtime defective physical blocks in Bank1
[43:40]	Bank1 remain reserved Block	4 bytes	Number of remain reserved physical blocks in Bank1
[47:44]	Bank2 Init Bad Block	4 bytes	Number of initial defective physical blocks in Bank2
[51:48]	Bank2 Runtime Bad Block	4 bytes	Number of runtime defective physical blocks in Bank2
[55:52]	Bank2 remain reserved Block	4 bytes	Number of remain reserved physical blocks in Bank2
[59:56]	Bank3 Init Bad Block	4 bytes	Number of initial defective physical blocks in Bank3
[63:60]	Bank3 Runtime Bad Block	4 bytes	Number of runtime defective physical blocks in Bank3
[67:64]	Bank3 Reserved Block	4 bytes	Number of reserved physical blocks in Bank3
[71:68]	Max. Erase Count	4 bytes	Maximum erase count from among all physical blocks
[75:72]	Min. Erase Count	4 bytes	Minimum erase count from among all physical blocks
[79:76]	Avg. Erase Count	4 bytes	Average erase count of all physical blocks
[83:80]	Read Reclaim cnt	4 bytes	Number of Read Reclaim Count
[87:84]	Optimal Trim Size	4 bytes	Optimal Trim size
[119:88]	Hash Code	32 Byte	Hash Code
[123:120]	Max. Erase Count (SLC)	4 bytes	Maximum erase count from among all SLC physical blocks
[127:124]	Min. Erase Count (SLC)	4 bytes	Minimum erase count from among all SLC physical blocks
[131:128]	Avg. Erase Count (SLC)	4 bytes	Average erase count of all SLC physical blocks
[135:132]	Max. Erase Count (MLC)	4 bytes	Maximum erase count from among all MLC physical blocks
[139:136]	Min. Erase Count (MLC)	4 bytes	Minimum erase count from among all MLC physical blocks
[143:140]	Avg. Erase Count (MLC)	4 bytes	Average erase count of all MLC physical blocks
[511:144]	Reserved		

## 5.2.3 Performance

Density	Sequential Read (MB/s)	Sequential Write (MB/s)
8GB	40	20
16GB		
32GB		
64GB		

\* Test/ Estimation Condition : Bus width x8, 52MHz, 4MB data transfer, w/o file system overhead

## 6.0 REGISTER VALUE

### 6.1 OCR Register

The 32-bit operation conditions register stores the VDD voltage profile of the moviNAND. In addition, this register includes a status information bit. This status bit is set if the moviNAND power up procedure has been finished. The OCR register shall be implemented by all moviNANDs.

OCR bit	VDD voltage window <sup>2</sup>	Register Value
[6:0]	Reserved	00 0000b
[7]	1.70 - 1.95	1b
[14:8]	2.0-2.6	000 0000b
[23:15]	2.7-3.6	1 1111 1111b
[28:24]	Reserved	0 0000b
[30:29]	Access Mode	00b (byte mode) 10b (sector mode) -[*Higher than 2GB only]
[31]		moviNAND power up status bit (busy) <sup>1</sup>

**NOTE :**

- 1) This bit is set to LOW if the moviNAND has not finished the power up routine
- 2) The voltage for internal flash memory(VDDF) should be 2.7-3.6v regardless of OCR Register value.

### 6.2 CID Register

Name	Field	Width	CID-slice	CID Value
Manufacturer ID	MID	8	[127:120]	0x15
Reserved		6	[119:114]	---
Card/BGA	CBX	2	[113:112]	01
OEM/Application ID	OID	8	[111:104]	--- <sup>1</sup>
Product name	PNM	48	[103:56]	See Product name table
Product revision	PRV	8	[55:48]	--- <sup>2</sup>
Product serial number	PSN	32	[47:16]	--- <sup>3</sup>
Manufacturing date	MDT	8	[15:8]	--- <sup>4</sup>
CRC7 checksum	CRC	7	[7:1]	--- <sup>5</sup>
not used, always '1'	-	1	[0:0]	---

**NOTE :**

- 1),4),5) description are same as e.MMC JEDEC standard
- 2) PRV is composed of the revision count of controller and the revision count of F/W patch
- 3) A 32 bits unsigned binary integer. (Random Number)

#### 6.2.1 Product name table (In CID Register)

Part Number	Density	Product Name in CID Register (PNM)
KLM8G2FEJA-A001	8GB	0x4D3847324641
KLMAG4FEJA-A001	16GB	0x4D4147344641
KLMAG4FEJA-B001		
KLMBG8FEJA-A001	32GB	0x4D4247384641
KLMCGAFEJA-B001	64GB	0x4D4347414641

## 6.3 CSD Register

The Card-Specific Data register provides information on how to access the moviNAND contents. The CSD defines the data format, error correction type, maximum data access time, data transfer speed, whether the DSR register can be used etc. The programmable part of the register (entries marked by W or E, see below) can be changed by CMD27. The type of the entries in the table below is coded as follows:

R : Read only

W: One time programmable and not readable.

R/W: One time programmable and readable.

W/E : Multiple writable with value kept after power failure, H/W reset assertion and any CMD0 reset and not readable.

R/W/E: Multiple writable with value kept after power failure, H/W reset assertion and any CMD0 reset and readable.

R/W/C\_P: Writable after value cleared by power failure and HW/ rest assertion (the value not cleared by CMD0 reset) and readable.

R/W/E\_P: Multiple writable with value reset after power failure, H/W reset assertion and any CMD0 reset and readable.

W/E\_P: Multiple writable with value reset after power failure, H/W reset assertion and any CMD0 reset and not readable.

Name	Field	Width	Type	CSD-slice	CSD Value			
					8GB	16GB	32GB	64GB
CSD structure	CSD_STRUCTURE	2	R	[127:126]	0x3			
System specification version	SPEC_VERS	4	R	[125:122]	0x4			
Reserved	-	2	R	[121:120]	-			
Data read access-time 1	TAAC	8	R	[119:112]	0x27			
Data read access-time 2 in CLK cycles (NSAC*100)	NSAC	8	R	[111:104]	0x1			
Max. bus clock frequency	TRAN_SPEED	8	R	[103:96]	0x32			
Card command classes	CCC	12	R	[95:84]	0xF5			
Max. read data block length	READ_BL_LEN	4	R	[83:80]	0x9			
Partial blocks for read allowed	READ_BL_PARTIAL	1	R	[79:79]	0			
Write block misalignment	WRITE_BLK_MISALIGN	1	R	[78:78]	0			
Read block misalignment	READ_BLK_MISALIGN	1	R	[77:77]	0			
DSR implemented	DSR_IMP	1	R	[76:76]	0			
Reserved	-	2	R	[75:74]	-			
Card size	C_SIZE	12	R	[73:62]	0xFFF			
Max. read current @ VDD min	VDD_R_CURR_MIN	3	R	[61:59]	0x6			
Max. read current @ VDD max	VDD_R_CURR_MAX	3	R	[58:56]	0x6			
Max. write current @ VDD min	VDD_W_CURR_MIN	3	R	[55:53]	0x6			
Max. write current @ VDD max	VDD_W_CURR_MAX	3	R	[52:50]	0x6			
Card size multiplier	C_SIZE_MULT	3	R	[49:47]	0x7			
Erase group size	ERASE_GRP_SIZE	5	R	[46:42]	0x1F			
Erase group size multiplier	ERASE_GRP_MULT	5	R	[41:37]	0x1F			
Write protect group size	WP_GRP_SIZE	5	R	[36:32]	0xF			
Write protect group enable	WP_GRP_ENABLE	1	R	[31:31]	0x1			
Manufacturer default ECC	DEFAULT_ECC	2	R	[30:29]	0			
Write speed factor	R2W_FACTOR	3	R	[28:26]	0x2			
Max. write data block length	WRITE_BL_LEN	4	R	[25:22]	0x9			
Partial blocks for write allowed	WRITE_BL_PARTIAL	1	R	[21:21]	0			
Reserved	-	4	R	[20:17]	-			
Content protection application	CONTENT_PROT_APP	1	R	[16:16]	0			
File format group	FILE_FORMAT_GRP	1	R/W	[15:15]	0			
Copy flag (OTP)	COPY	1	R/W	[14:14]	0x1			
Permanent write protection	PERM_WRITE_PROTECT	1	R/W	[13:13]	0			
Temporary write protection	TMP_WRITE_PROTECT	1	R/W/E	[12:12]	0			
File format	FILE_FORMAT	2	R/W	[11:10]	0			
ECC code	ECC	2	R/W/E	[9:8]	0			
CRC	CRC	7	R/W/E	[7:1]	0x1			
Not used, always '1'	-	1	-	[0:0]	-			



## 6.4 Extended CSD Register

The Extended CSD register defines the moviNAND properties and selected modes. It is 512 bytes long.

The most significant 320 bytes are the Properties segment, which defines the moviNAND capabilities and cannot be modified by the host. The lower 192 bytes are the Modes segment, which defines the configuration the moviNAND is working in. These modes can be changed by the host by means of the SWITCH command.

R : Read only

W: One time programmable and not readable.

R/W: One time programmable and readable.

W/E : Multiple writable with value kept after power failure, H/W reset assertion and any CMD0 reset and not readable.

R/W/E: Multiple writable with value kept after power failure, H/W reset assertion and any CMD0 reset and readable.

R/W/C\_P: Writable after value cleared by power failure and HW/ rest assertion (the value not cleared by CMD0 reset) and readable.

R/W/E\_P: Multiple writable with value reset after power failure, H/W reset assertion and any CMD0 reset and readable.

W/E/\_P: Multiple writable with value reset after power failure, H/W reset assertion and any CMD0 reset and not readable

Name	Field	Size (Bytes)	Cell Type	CSD-slice	CSD Value			
					8GB	16GB	32GB	64GB
Properties Segment								
Reserved <sup>1</sup>		7		[511:505]	-			
Supported Command Sets	S_CMD_SET	1	R	[504]	0x1			
HPI features	HPI_FEATURES	1	R	[503]	0x3			
Background operations support	BKOPS_SUPPORT	1	R	[502]	0x1			
Reserved <sup>1</sup>		255	TBD	[501:247]	-			
Background operations status	BKOPS_STATUS	1	R	[246]	0			
Number of crrectly programmed sectors	CORRECTLY_PRG_SECTOR_S_NUM	4	R	[245:242]	0			
l st initialization time after partitioning	IN_TIMEOUT_AP	1	R	[241]	0xA			
Reserved <sup>1</sup>		1	TBD	[240]	-			
Power class for 52MHz, DDR at 3.6V	PWR_CL_DDR_52_360	1	R	[239]	0			
Power class for 52MHz, DDR at 1.95V	PWR_CL_DDR_52_195	1	R	[238]	0			
Reserved <sup>1</sup>		2	TBD	[237:236]	-			
Minimum Write Performance for 8 bit at 52MHz in DDR mode	MIN_PERF_DDR_W_8_52	1	R	[235]	0			
Minimum Read Performance for 8 bit at 52MHz in DDR mode	MIN_PERF_DDR_R_8_52	1	R	[234]	0			
Reserved <sup>1</sup>		1	TBD	[233]	-			
TRIM Multiplier	TRIM_MULT	1	R	[232]	0x01			
Secure Feature support	SEC_FEATURE_SUPPORT	1	R	[231]	0x15			
Secure Erase Multiplier	SEC_ERASE_MULT	1	R	[230]	0xA			
Secure TRIM Multiplier	SEC_TRIM_MULT	1	R	[229]	0xA			
Boot information	BOOT_INFO	1	R	[228]	0x7			
Reserved <sup>1</sup>		1	TBD	[227]	-			
Boot partition size	BOOT_SIZE_MULT <sup>2)</sup>	1	R/W	[226]	0x4			
Access size	ACC_SIZE	1	R	[225]	0x7			
High-capacity erase unit size	HC_ERASE_GRP_SIZE	1	R	[224]	0x1			
High-capacity erase timeout	ERASE_TIMEOUT_MULT	1	R	[223]	0x1			
Reliable write sector count	REL_WR_SEC_C	1	R	[222]	0x1			
High-capacity write protect group size	HC_WP_GRP_SIZE	1	R	[221]	0x10		0x20	
Sleep current (VDDF)	S_C_VDDF	1	R	[220]	0x7			
Sleep current (VDD)	S_C_VDD	1	R	[219]	0x7			
Reserved <sup>1</sup>		1	TBD	[218]	-			
Sleep/awake timeout	S_A_TIMEOUT	1	R	[217]	0x13			
Reserved <sup>1</sup>		1	TBD	[216]	-			

Sector Count	SEC_COUNT	4	R	[215:212]	0xEE8 000	0x1D D0000	0x3BA 0000	0x774 0000
Reserved <sup>1</sup>		1		[211]	-			
Minimum Write Performance for 8bit @52MHz	MIN_PERF_W_8_52	1	R	[210]	0			
Minimum Read Performance for 8bit @52MHz	MIN_PERF_R_8_52	1	R	[209]	0			
Minimum Write Performance for 8bit @26MHz / 4bit @52MHz	MIN_PERF_W_8_26_4_52	1	R	[208]	0			
Minimum Read Performance for 8bit @26MHz / 4bit @52MHz	MIN_PERF_R_8_26_4_52	1	R	[207]	0			
Minimum Write Performance for 4bit @26MHz	MIN_PERF_W_4_26	1	R	[206]	0			
Minimum Read Performance for 4bit @26MHz	MIN_PERF_R_4_26	1	R	[205]	0			
Reserved <sup>1</sup>		1		[204]	-			
Power Class for 26MHz @ 3.6V	PWR_CL_26_360	1	R	[203]	0			
Power Class for 52MHz @ 3.6V	PWR_CL_52_360	1	R	[202]	0			
Power Class for 26MHz @ 1.95V	PWR_CL_26_195	1	R	[201]	0			
Power Class for 52MHz @ 1.95V	PWR_CL_52_195	1	R	[200]	0			
Partition switching timing	PARTITION_SWITCH_TIME	1	R	[199]	0x1			
Out-of-interrupt busy timing	OUT_OF_INTERRUPT_TIME	1	R	[198]	0x1			
Reserved <sup>1</sup>		1		[197]	-			
Card Type	CARD_TYPE	1	R	[196]	0x7			
Reserved <sup>1</sup>		1		[195]	-			
CSD Structure Version	CSD_STRUCTURE	1	R	[194]	0x2			
Reserved <sup>1</sup>		1		[193]	-			
Extended CSD Revision	EXT_CSD_REV	1	R	[192]	0x5			
Modes Segment								
Command Set	CMD_SET	1	R/W	[191]	0			
Reserved <sup>1</sup>		1		[190]	-			
Command Set Revision	CMD_SET_REV	1	R	[189]	0			
Reserved <sup>1</sup>		1		[188]	-			
Power Class	POWER_CLASS	1	R/W	[187]	0			
Reserved <sup>1</sup>		1		[186]	-			
High Speed Interface Timing	HS_TIMING	1	R/W	[185]	0			
Reserved <sup>1</sup>		1		[184]	-			
Bus Width Mode	BUS_WIDTH	1	W/E_P	[183]	0			
Reserved <sup>1</sup>		1		[182]	-			
Erased Memory Content	ERASED_MEM_CONT	1	R	[181]	0			
Reserved <sup>1</sup>		1		[180]	-			
Partition configuration	PARTITION_CONFIG	1	R/W/E & R/W/E_P	[179]	0			
Boot config protection	BOOT_CONFIG_PRPT	1	R/W & R/W/C_P	[178]	0			
Boot bus width <sup>1</sup>	BOOT_BUS_WIDTH	1	R/W/E	[177]	0			
Reserved <sup>1</sup>		1	TBD	[176]	-			
High-density erase group definition	ERASE_GROUP_DEF	1	R/W/E_P	[175]	0			
Reserved <sup>1</sup>		1	TBD	[174]	-			
Boot area write protection register	BOOT_WP	1	R/W & R/W/C_P	[173]	0			
Reserved <sup>1</sup>		1	TBD	[172]	-			

User arca write protection register	USER_WP	1	R/W, R/W/C_P& R/W/E_P	[171]	0		
Reserved <sup>1</sup>		1	TBD	[170]	-		
FW configuration	FW_CONFIG	1	R/W	[169]	0		
RPMB Size	RPMB_SIZE_MULT	1	R	[168]	0x1		
Write reliability setting register	WR_REL_SET	1	R/W	[167]	0x1F		
Write reliability parameter register	WR_REL_PARAM	1	R	[166]	0x5		
Reserved <sup>1</sup>		1	TBD	[165]	-		
Manually start background operations	BKOPS_START	1	W/E_P	[164]	0		
Enable background operations handshake	BKOPS_EN	1	R/W	[163]	0		
H/W reset function	RST_n_FUNCTION	1	R/W	[162]	0		
HPI management	HPI_MGMT	1	R/W/E_P	[161]	0		
Partitioning support	RARTITIONING_SUPPORT	1	R	[160]	0x3		
Max Enhanccd Arca Size	MAX_ENH_SIZE_MULT	3	R	[159:157]	0x1C6	0x392	0x72E
Partitions attribute	PARTITIONS_ATTRIBUTE	1	R/W	[156]	0		
Partitioning Setting	PARTITION_SETTING_COM PLETED	1	R/W	[155]	0		
Genrcal Purpose Partition Size	GP_SIZE_MULT	12	R/W	[154:143]	0		
Enhanced User Data Area Size	ENH_SIZE_MULT	3	R/W	[142:140]	0		
Enhanced User Data Start Address	ENH_START_ADDR	4	R/W	[139:136]	0		
Reserved <sup>1</sup>		1	TBD	[135]	-		
Bad Dlock Management mode	SEC_BAD_BLK_MGMT	1	R/W	[134]	0		
Reserved <sup>1</sup>		134	TBD	[133:0]	-		

**NOTE :**

1) Reserved bits should be read as "0."

**6.4.1 Density Specification**


93.1% of total device density is available as User Data Area. But as the size of enhanced user data area, boot partition, and RPMB is increasing, the total percent of user area is decreasing.(Due to SLC mode)

## 7.0 AC PARAMETER

### 7.1 Time Parameter

Timing Parameter	Max.(Time Out Condition)	Typ.
Initialization Time (tINIT)	1s	-
Read Timeout	100ms	-
Write Timeout	300ms(8GB/16GB/32GB)	-
	400ms(64GB)	
Erase Timeout	10ms	1.5ms
Force Erase Timeout	3min	
Secure Erase Timeout	3000ms	400ms
Secure Trim step1 Timeout	250ms	3ms
Secure Trim step2 Timeout	3000ms	400ms
Trim Timeout	200ms	5ms
Partition Switching Timeout(after Init)	100us	-
Read Latency for demanding Page	11ms	-

### 7.2 Bus Timing Parameter



Data must always be sampled on the rising edge of the clock.

Figure 10. Bus signal levels

## Default (under 26MHz)

Parameter	Symbol	Min	Max	Unit	Remark <sup>1</sup>
Clock CLK(All values are referred to min(V <sub>IH</sub> ) and max(V <sub>IL</sub> ) <sup>2</sup> )					
Clock frequency Data Transfer Mode <sup>3</sup>	f <sub>PP</sub>	0 <sup>4</sup>	26	MHz	CL ≤ 30 pF Tolerance: +100KHz
Clock frequency Identification Mode	f <sub>OD</sub>	0 <sup>4</sup>	400	kHz	Tolerance: +20KHz
Clock low time	t <sub>WL</sub>	10		ns	C <sub>L</sub> ≤ 30 pF
Clock high time	t <sub>WH</sub>	10			
Clock rise time <sup>5</sup>	t <sub>TLH</sub>		10	ns	C <sub>L</sub> ≤ 30 pF
Clock fall time	t <sub>THL</sub>		10	ns	C <sub>L</sub> ≤ 30 pF
Inputs CMD, DAT (referenced to CLK)					
Input set-up time	t <sub>ISU</sub>	3		ns	C <sub>L</sub> ≤ 30 pF
Input hold time	t <sub>IH</sub>	3		ns	C <sub>L</sub> ≤ 30 pF
Outputs CMD, DAT (referenced to CLK)					
Output hold time	t <sub>OH</sub>	8.3		ns	CL ≤ 30 pF
Output set-up time	t <sub>OSU</sub>	11.7		ns	CL ≤ 30 pF

## NOTE :

- 1)The card must always start with the backward-compatible interface timing mode can be switched to high-speed interface timing by the host sending the SWITCH command (CMD6) with the argument for high-speed interface select.
- 2) CLK timing is measured at 50% of VDD.
- 3) For compatibility with cards that support the v4.2 standard or earlier version, host should not use >20MHz before switching to high-speed interface timing.
- 4) Frequency is periodically sampled and is not 100% tested.
- 5) CLK rise and fall times are measured by min(V<sub>IH</sub>) and max(V<sub>IL</sub>).

## High-Speed Mode

Parameter	Symbol	Min	Max	Unit	Remark
Clock CLK(All values are referred to min(V <sub>IH</sub> ) and max(V <sub>IL</sub> ) <sup>1</sup> )					
Clock frequency Data Transfer Mode <sup>2</sup>	f <sub>PP</sub>	0 <sup>3</sup>	52 <sup>4</sup>	MHz	C <sub>L</sub> ≤ 30 pF
Clock frequency Identification Mode	f <sub>OD</sub>	0 <sup>3</sup>	400	kHz	CL ≤ 30 pF
Clock low time	t <sub>WL</sub>	6.5		ns	C <sub>L</sub> ≤ 30 pF
Clock High time	t <sub>WH</sub>	6.5		ns	C <sub>L</sub> ≤ 30 pF
Clock rise time <sup>5</sup>	t <sub>TLH</sub>		3	ns	C <sub>L</sub> ≤ 30 pF
Clock fall time	t <sub>THL</sub>		3	ns	C <sub>L</sub> ≤ 30 pF
Inputs CMD, DAT (referenced to CLK)					
Input set-up time	t <sub>ISU</sub>	3		ns	C <sub>L</sub> ≤ 30 pF
Input hold time	t <sub>IH</sub>	3		ns	C <sub>L</sub> ≤ 30 pF
Outputs CMD, DAT (referenced to CLK)					
Output Delay time during Data Transfer Mode	t <sub>ODLY</sub>		13.7	ns	CL ≤ 30 pF
Output hold time	t <sub>OH</sub>	2.5			C <sub>L</sub> ≤ 30 pF
Signal rise time	t <sub>RISE</sub>		3	ns	C <sub>L</sub> ≤ 30 pF
Signal fall time	t <sub>FALL</sub>		3	ns	C <sub>L</sub> ≤ 30 pF

## NOTE :

- 1) CLK timing is measured at 50% of V<sub>DD</sub>.
- 2) A MultiMediaCard shall support the full frequency range from 0-26MHz, or 0-52MHz
- 3) Frequency is periodically sampled and is not 100% tested.
- 4) Card can operate as high-speed card interface timing at 26MHz clock frequency.
- 5) CLK rise and fall times are measured by min(V<sub>IH</sub>) and max(V<sub>IL</sub>).6) Inputs CMD, DAT rise and fall times are measured by min(V<sub>IH</sub>) and max(V<sub>IL</sub>), and outputs CMD, DAT rise and fall times are measured by min(V<sub>OH</sub>) and max(V<sub>OL</sub>).

### 7.3 Bus timing for DAT signals during 2x data rate operation(TBD)

These timings applies to the DAT[7:0] signals only when the device is configured for dual data mode operation. In this dual data mode, the DAT signals operates synchronously of both the rising and the falling edges of CLK. The CMD signal still operates synchronously of the rising edge of CLK and therefore it complies with the bus timing specified in Chapter 7.2. Therefore there is no timing change for the CMD signal




Figure 11. Timing diagram: data input/output in dual data rate mode

#### 7.3.1 Dual data rate interface timings

[Table 32] High-speed dual rate interface timing

Parameter	Symbol	Min	Max.	Unit	Remark <sup>1</sup>
Input CLK <sup>1</sup>					
Clock duty cycle		45	55	%	Includes jitter, phase noise
Input DAT (referenced to CLK-DDR mode)					
Input set-up time	t <sub>ISUddr</sub>	2.5		ns	CL ≤ 20 pF
Input hold time	t <sub>IHddr</sub>	2.5		ns	CL ≤ 20 pF
Output DAT (referenced to CLK-DDR mode)					
Output delay time during data transfer	t <sub>ODLYddr</sub>	1.5	7	ns	CL ≤ 20 pF
Signal rise time (all signals) <sup>2</sup>	t <sub>RISE</sub>		2	ns	CL ≤ 20 pF
Signal fall time (all signals)	t <sub>FALL</sub>		2	ns	CL ≤ 20 pF

**NOTE :**

1) CLK timing is measured at 50% of VDD

2) Inputs CMD, DAT rise and fall times are measured by min(V<sub>IH</sub>) and max(V<sub>IL</sub>), and outputs CMD, DAT rise and fall times measured by min(V<sub>OH</sub>) and max(V<sub>OL</sub>)

## 8.0 DC PARAMETER

### 8.1 Active Power Consumption during operation

Density	NAND Type	CTRL	NAND	Unit
8GB	32Gb MLC x 2	100	100	mA
16GB	32Gb MLC x 4			
32GB	32Gb MLC x 8		200	
64GB	32Gb MLC x 16			

\* Power Measurement conditions: Bus configuration =x8 @52MHz

\* The measurement for max RMS current is the average RMS current consumption over a period of 100ms.

### 8.2 Standby Power Consumption in auto power saving mode and standby state.

Density	NAND Type	CTRL		NAND		Unit
		25°C(Typ)	85°C	25°C(Typ)	85°C	
8GB	32Gb MLC x 2	100	250	20	100	uA
16GB	32Gb MLC x 4			40	200	
32GB	32Gb MLC x 8			80	400	
64GB	32Gb MLC x 16			160	800	

NOTE:

Power Measurement conditions: Bus configuration =x8 @52MHz , No CLK

\*Typical value is measured at Vcc=3.3V, TA=25°C. Not 100% tested.

### 8.3 Sleep Power Consumption in Sleep State

Density	NAND Type	CTRL		NAND	Unit
		25°C(Typ)	85°C		
8GB	32Gb MLC x 2	100	250	0 <sup>1)</sup>	uA
16GB	32Gb MLC x 4				
32GB	32Gb MLC x 8				
64GB	32Gb MLC x 16				

NOTE:

Power Measurement conditions: Bus configuration =x8 @52MHz ,

1) In auto power saving mode , NAND power can not be turned off .However in sleep mode NAND power can be turned off. If NAND power is alive , NAND power is same with that of the Standby state.

### 8.4 Supply Voltage

Item	Min	Max	Unit
VDD	1.70 (2.7)	1.95 (3.6)	V
VDDF	2.7	3.6	V
Vss	-0.5	0.5	V

### 8.5 Bus Operating Conditions

Parameter	Min	Max	Unit
Peak voltage on all lines	-0.5	3.6	V
Input Leakage Current	-2	2	μA
Output Leakage Current	-2	2	μA

## 8.6 Bus Signal Line Load

The total capacitance  $C_L$  of each line of the moviNAND bus is the sum of the bus master capacitance  $C_{HOST}$ , the bus capacitance  $C_{BUS}$  itself and the capacitance  $C_{movi}$  of the moviNAND connected to this line:

$$C_L = C_{HOST} + C_{BUS} + C_{movi}$$

The sum of the host and bus capacitances should be under 20pF.

Parameter	Symbol	Min	Typ.	Max	Unit	Remark
Pull-up resistance for CMD	$R_{CMD}$	4.7		100	KOhm	to prevent bus floating
Pull-up resistance for DAT0-DAT7	$R_{DAT}$	10		100	KOhm	to prevent bus floating
Internal pull up resistance DAT1-DAT7	$R_{int}$	10		150	KOhm	to prevent unconnected lines floating
Single moviNAND capacitance	$C_{movi}$		7	12	pF	
Maximum signal line inductance				16	nH	$f_{pp} \leq 52$ MHz




## A. moviNAND Connection Guide

This Connection guide is an example for customers to adopt moviNAND more easily

- This appendix is just guideline for moviNAND connection. This value and schematic can be changed depending on the system environment.
- Coupling capacitor should be connected with VDD and VSS as closely as possible.
- VDDI Capacitor is min 0.2uF
- Impedance on CLK match is needed.
- SAMSUNG recommends 27Ω for resistance on CLK line. However 0Ω ~47Ω is also available.
- If host does not have a plan to use H/W reset, it is not needed to put 50KΩ pull-up resistance on H/W rest line.
- SAMSUNG Recommends to separate VDD and VDDF power.

### A.1 x8 support Host connection Guide



### A.2 x4 support Host connection Guide

