1M x 4 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

• Performance range:

	trac	tcac	t _{RC}
KM44C1000B-6	60ns	15ns	110ns
KM44C1000B-7	70ns	20ns	130ns
KM44C1000B-8	80ns	20ns	150ns

- Fast Page Mode operation
- CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · Fast parallel test mode capability
- . TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Single +5V ± 10% power supply
- · 1024 cycles/16ms refresh
- JEDEC standard pinout
- Available in plastic DIP, SOJ, ZIP and TSOP packages


GENERAL DESCRIPTION

The Samsung KM44C1000B is a high speed CMOS 1,048,516 × 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

The KM44C1000B features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only Refresh. All inputs and output are fully TTL compatible.

The KM44C1000B is fabricated using Samsung's advanced CMOS process.


FUNCTIONAL BLOCK DIAGRAM





ORDERING INFORMATION

Part No.	Access Time	Package
KM44C1000BP-6	60 ns	
KM44C1000BP-7	70 ns	300 mil, 20 DIP
KM44C1000BP-8	80 ns	
KM44C1000BJ-6	60 ns	
KM44C1000BJ-7	70 ns	300 mil, 20 SOJ
KM44C1000BJ-8	80 ns	
KM44C1000BZ-6	60 ns	
KM44C1000BZ-7	70 ns	400 mil, 20 ZIP
KM44C1000BZ-8	80 ns	
KM44C1000BV-6	60 ns	20 TCOD (I)
KM44C1000BV-7	70 ns	20 TSOP (I)
KM44C1000BV-8	80 ns	(Forward)
KM44C1000BVR-6	60 ns	20 TCOD (I)
KM44C1000BVR-7	70 ns	20 TSOP (I)
KM44C1000BVR-8	80 ns	(Reverse)
KM44C1000BT-6	60 ns	20 TCOD (II)
KM44C1000BT-7	70 ns	20 TSOP (II)
KM44C1000BT-8	80 ns	(Forward)
KM44C1000BTR-6	60 ns	20 TCOD (II)
KM44C1000BTR-7	70 ns	20 TSOP (II)
KM44C1000BTR-8	80 ns	(Reverse)

PIN CONFIGURATION (Top Views)







Pin Names	Pin Function
A ₀ -A ₉	Address inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
DQ ₁ /DQ ₄	Data In/Data Out
V _{cc}	Power (+5V)
V _{SS}	Ground

358

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Value	Units
Voltage on Any Pin Relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on V _{CC} Supply Relative to V _{SS}	V _{GC}	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	PD	600	mW
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	V _{IH}	2.4	_	Vcc+1	V
Input Low Voltage	V _{IL}	-1.0	_	0.8	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter			Min	Max	Unit
Operating Current* (RAS, CAS, Address Cycling @ t _{RC} =min)	KM44C1000B-6 KM44C1000B-7 KM44C1000B-8	lcc1	=	90 80 70	mA mA mA
Standby Current (RAS=CAS=V _{IH})		lcc2	_	2	mA
RAS-Only Refresh Current* (CAS=V _{IH} , RAS, Address Cycling @ t _{RC} =min.)	KM44C1000B-6 KM44C1000B-7 KM44C1000B-8	Іссз		90 80 70	mA mA mA
Fast Page Mode Current* (RAS=V _{IL} , CAS, Address Cycling @ t _{PC} =min.)	KM44C1000B-6 KM44C1000B-7 KM44C1000B-8	I _{CC4}	_ _ _	70 60 50	mA mA mA
Standby Current (RAS=CAS=V _{CC} -0.2V)		lcc5	_	1	mA
CAS-Before-RAS Refresh Current* (RAS, CAS Cycling @ t _{RC} =min.)	Refresh Current* KM44C1000B-6			90 80 70	mA mA mA
Standby Current (RAS=VIH, CAS=VIL, DOUT End	able)	lcc7	_	5	mA
Input Leakage Current (Any input 0≤V _{IN} ≤6.5V, all other pins not under test=0 volts)	lıL	10	10	μΑ	
Output Leakage Current (Data out is disabled, 0	Data out is disabled, 0≤V _{OUT} ≤5.5V) I _{OL} -10 1			10	μΑ
Output High Voltage Level (I _{OH} =-5mA)	-	VoH	2.4		V
Output Low Voltage Level (I _{OL} =4.2mA)		Vol	_	0.4	٧

^{*}NOTE: Icc1, Icc3, Icc4, Icc6 are dependent on output loading and cycle rates. Specified value are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3 address transition should be changed maximum two while RAS=VIL. In Icc4, address transition should be changed only once while CAS=VIH.



CAPACITANCE (TA=25°C)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A ₀ -A ₉)	C _{IN1}	_	5	pF
Input Capacitance (RAS, CAS, W, OE)	C _{IN2}	_	7	pF
Output Capacitance (DQ1-DQ4)	CDQ	_	7	pF

AC CHARACTERISTICS (0°C<Ta<70°C, V_{CC}=5.0V±10%, See notes 1,2)

December	Sumbal	Symbol KM44C1000B-6		KM44C1000B-7		KM44C1000B-8		Ilmia	Mataa
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	t _{RC}	110		130		150		ns	
Read-modify-write cycle time	tawc	155		185		205		ns	
Access time from RAS	trac		60		70		80	ns	3,4,11
Access time from CAS	tcac		15		20		20	ns	3,4,5
Access time from column address	t _{AA}		30		35		40	ns	3,11
CAS to output in Low-Z	tcLZ	0		0		0		ns	3
Output buffer turn-off delay	toff	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	tT	3	50	3	50	3	50	ns	2
RAS precharge time	t _{RP}	40		50		60		ns	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	tash	15		20		20		ns	
CAS hold time	tcsn	60		70		80		ns	
CAS pulse width	tcas	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	tRCD	20	45	20	50	20	60	ns	4
RAS to column address delay time	tRAD	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	torp	5		5		5		ns	
Row address set-up time	tasa	0		0		0		ns	
Row address hold time	trah	10		10		10		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tcan	15		15		15		ns	
Column address hold time referenced to RAS	tar	50		55		60		ns	6
Column Address to RAS lead time	tRAL	30		35		40		ns	
Read command set-up time	trcs	0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		ns	9
Read command hold time referenced to RAS	tarh	0		0		0		ns	9
Write command hold time	twch	10		15		15		ns	
Write command hold time referenced to RAS	twcn	45		55		60		ns	6
Write command pulse width	twp	10		15		15		ns	
Write command to RAS lead time	tRWL	15		20		20		ns	
Write command to CAS lead time	tcwL	15		20		20		ns	
Data-in set-up time	tos	0		0		0		ns	10

KM44C1000B

AC CHARACTERISTICS (Continued)

Parameter	Symbol	KM44	C1000B-6	KM44	C1000B-7	KM44	C1000B-8	Units	Notes
raiametei	Symbol	Min	Max	Min	Max	Min	Max	Ointa	140162
Data-in hold time	t _{DH}	15		15		15		ns	10
Data-in hold time referenced to RAS	tohr	50		55		60		ns	6
Refresh period (1,024 cycles)	tref		16		16		16	ms	
Write command set-up time	twcs	0		0		0		ns	8
CAS to W delay time	tcwp	40		50		50		ns	8
RAS to W delay time	trwD	85	_	100		110		ns	8
Column address to W delay time	tawd	55		65		70		กร	8
CAS set-up time (CAS-before-RAS refresh)	tosa	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		15		15		ns	
RAS to CAS precharge time	tRPC	5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	topt	20		25		30		ns	
Access time from CAS precharge	tcpa		35		40		45	ns	3
Fast page mode cycle time	tPC	40		45		50		ns	
Fast page mode read-modify-write cycle time	tPRWC	80		95		100		ns	
RAS pulse width (Fast Page Mode)	trasp	60	200,000	70	200,000	80	200,000	ns	
CAS precharge time (Fast page mode)	tcp	10		10		10		ns	
RAS hold time from CAS precharge	tRHCP	35		40		45		ns	
OE access time	toea		15		20		20	ns	
OE to data delay	toed	15		20		20		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	toez	0	15	0	20	0	20	ns	
OE command hold time	t _{OEH}	15	·	20		20		ns	
Write command set-up time (test mode in)	twṛs	10		10		10		ns	
Write command hold time (test mode in)	twth	10		10		10		ns	
W to RAS precharge time (C-B-R cycle)	twap	10		10		10		ns	
W to RAS hold time (C-B-R cycle)	twrH	10		10		10		ns	



TEST MODE CYCLE

N	ote.	1	2)

Dozameter	Comple at		4C1000B-6	KM44C1000B-7		KM44C1000B-8			Mana
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	tRC	115		135		155		ns	
Read-modify-write cycle time	tRWC	160		190		210		ns	
Access time from RAS	tRAC		65		75		85	ns	3,4,11
Access time from CAS	tcac		20		25		25	ns	3,4,5
Access time from column address	tAA		35		40		45	ns	3,11
RAS pulse width	tras	65	10,000	75	10,000	85	10,000	ns	
ČAS pulse width	tcas	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trsh	20		25		25		ns	
CAS hold time	tcsH	65		75		85		ns	
Column address to RAS lead time	t _{RAL}	35		40		45		ns	
CAS to write enable delay	tcwp	45		55		55		ns	8
RAS to write enable delay	tRWD	90		105		115		ns	8
Column address to W delay time	tawd	60		70		75		ns	8
Fast mode cycle time	tPC	45		50		55		ns	
Fast page mode read-modefy-write	terwo	85		100		105		ns	
RAS pulse width (Fast page mode)	trasp	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tcpa		40		45		50	ns	3
OE access time	toea		20		25		25	ns	
OE to data delay	toed	20		25		25		ns	
OE command hold time	toeh	20		25		25		ns	


NOTES

- 1. An initial pause of 200 µs is required after power up followed by any 8 CAS-before-RAS or RAS-only Refresh cycles before proper device operation is achieved
- 2. VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max), and are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 2 TTL loads and 100pF.
- Operation within the t_{RCD(max)} limit insures that trac(max) can be met. trcp(max) is specified as a reference point only. If tRCD is greater than the specified t_{RCD(max)} limit, then access time is controlled exclusively by tCAC.
- 5. Assumes that $t_{RCD} \ge t_{RCD(max)}$.
- 6. tan, twon, tohn are referenced to traditional.
- 7. This parameter defines the time at which the output achieves the open circuit condition and is not refernced to VoH or VoL.
- 8. twcs, tawd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs ≥ twcs(min) the cycle is an early write cycle and the data out pin will remain high impedance for the

- duration of the cycle. If t_{CWD} ≥ t_{CWD(min)} and t_{RWD} $\geq t_{RWD(min)}$ and $t_{AWD} \geq t_{AWD(min)}$, then the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 10. These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-modify-write cycles.
- 11. Operation within the t_{RAD(max)} limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by taa.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of trac, taa, toac is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. $t_{OFF(max)}$ and $t_{OEZ(max)}$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.




TIMING DIAGRAMS READ CYCLE







WRITE CYCLE (EARLY CYCLE)




WRITE CYCLE (OE CONTROLLED WRITE)







FAST PAGE MODE READ CYCLE



FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE READ-MODIFY-WRITE CYCLE




RAS ONLY REFRESH CYCLE

Note: W, OE=Don't Care



CAS-BEFORE-RAS REFRESH CYCLE


Note: OE, Address=Don't Care









TIMING DIAGRAMS (Continued) HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CMOS DRAM





TEST MODE IN CYCLE

Note: OE, Address: Don't Care

TRAS

VIH

VIL

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

T



TEST MODE DESCRIPTION

The KM44C1000B is the RAM organized 1,048,576 words by 4 bit, it is internally organized 524,288 words by 8 bits. In "Test Mode," data are written into 8 sectors in parallel and retrieved the same way. Column address bit A_0 is not used. if, upon reading, two bits on one I/O pin are equal (all "1" or "0"s) the I/O pin indicates a "1." If they were not equal, the I/O pin would indicate a "0." In "Test

Mode," the 1M×4 DRAM can be tested as if it were a 512K×4 DRAM. W, CAS-BEFORE-RAS Cycle (Test Mode in Cycle) puts the device into "Test Mode." And "CAS-BEFORE-RAS REFRESH CYCLE" or "RAS-only Refresh Cycle" puts it back into "Normal Mode." The "Test Mode" function reduces test time (1/2 in cases of N test pattern).



KM44C1000B CMOS DRAM

DEVICE OPERATION

The KM44C1000B contains 4,194,304 memory locations. Twenty address bit are required to address a particular 4-bit word in the memory array. Since the KM44C1000B has only 10 address input pins, time multiplexed addressing is used to input 10 row (A_0 - A_9) and 10 column (A_0 - A_9) addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column address strobe (CAS) and the valid row and column address inputs.

Operating of the KM44C1000B begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 10 address input pins (A₀-A₉) is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any KM44C1000B cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (I_{BP}) requirement.

RAS and CAS Timing

The minimum RAS and CAS pulse widths are specified by t_{RAS}(min) and t_{CAS}(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, t_{RP}, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM44C1000B begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input(\overline{W}) high during a $\overline{RAS}/\overline{CAS}$ cycle. The access time is normally specified with respect to the falling edge of \overline{RAS} . But the access time also depends on the falling edge of \overline{CAS} and on the valid column address transition.

If CAS goes low before $t_{RCD}(max)$ and if the column address is valid before $t_{RAC}(max)$, then the access time to valid data is specified by $t_{RAC}(min)$. However, if CAS goes low after $t_{RCD}(max)$ or if the column address becomes valid after $t_{RAD}(max)$, access is specified by t_{CAC} or t_{AA} . In order to achieve the minimum access time, $t_{RAC}(min)$, it is necessary to meet both $t_{RCD}(max)$ and $t_{RAD}(max)$. The KM44C1000B has common data I/O pins.

The this reason an output enable control input (\overline{OE}) has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, \overline{OE} must be low for the period of time defined by t_{OEA} and t_{OEZ} .

Write

The KM44C1000B can perform early write, late write and read-modify-write cycles. The differece between these cycles is in the state of data-out and is determined by the timing relationship between \overline{W} , \overline{OE} and \overline{CAS} . In any type of write cycle, Data-in must be valid at or before the falling edge of \overline{W} or \overline{CAS} , whichever is later.

Early Write: An early write cycle is performed by bringing \overline{W} low before \overline{CAS} . The data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the output remains in the Hi-Z state. In the early write cycle the output buffers remain in the three state regardless of the state of the \overline{OE} input.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing \overline{W} low after \overline{CAS} and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

Late Write: If \overline{W} is brought low after \overline{CAS} , a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters, t_{RWD} , t_{CWD} and t_{AWD} , are not necessarily met. The state of date-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

Data Output

The KM44C1000B has a three-state output buffer which is controlled by CAS and \overline{OE} . Whenever CAS and \overline{OE} are high (V_{IH}), the outputs are in the high impedance state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by t_{CLZ} after the falling edge of CAS. Invalid data may be present at the output during the time after t_{CLZ} and before the valid data appears at the output. The timing parameters t_{CAC} , t_{RAC} and t_{AA} specify when the valid data will be present at the output. The valid data remains at the output until CAS returns high. This is true even if a new RAS cycle occurs (as in hidden refresh). Each of the KM44C1000B operating cycles is listed below after the corresponding output state produced by the cycle.



DEVICE OPERATION (Continued)

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

Hi-Z Output State: Early Write, RAS-only Refresh, Fast Page Mode Write, CAS-before-RAS Refresh, OE controlled write.

Indeterminate Output State: Delayed Write (t_{CWD} or t_{RWD} are not met)

Refresh

The data in the KM44C1000B is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 16 ms. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each row.

 $\overline{\textit{CAS}}$ -before- $\overline{\textit{RAS}}$ Refresh: The KM44C1000B has $\overline{\textit{CAS}}$ -before- $\overline{\textit{RAS}}$ on-chip refresh capability that eliminates the need for external refresh addresses. If $\overline{\textit{CAS}}$ is held low for the specified set up time (t_{CSR}) before $\overline{\textit{RAS}}$ goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next $\overline{\textit{CAS}}$ -before- $\overline{\textit{RAS}}$ refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM44C1000B hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM44C1000B by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

Fast Page Mode

Fast page mode provides high speed read, write or readmodify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while RAS is kept low to maintain the CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the CAS-before-RAS counter test cycle provides a convenient method of verifying the functionality of the CAS-before-RAS refresh activated circuitry.

After the CAS-before-RAS refresh operation, is CAS goes high and then low again while RAS is held low, the read and write operations are enabled.

This is shown in the CAS-before-RAS counter test cycle timing diagram. A memory cell can be addressed with 10 row address bits and 10 column address bits defined as follows:

Row Address—Bits A_0 through A_9 are supplied by the on-chip refresh counter.

Column Address — Bits A₀ through A₉ are supplied by the falling edge of CAS as in a normal memory cycle.

Suggested CAS-before-RAS Counter Test Procedure

The CAS-before-RAS refresh counter test cycle timing is used in each of the following steps:

- Initialize the internal refresh counter by performing 8 CAS-before-RAS cycles.
- Write a test pattern of "lows" into the memory cells at a single column address and 1024 row address. (The row addresses are supplied by the on-chip refresh counter).
- Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 1024 times so that highs are written into the 1024 memory cells.
- Read the "highs" written during step 3.
- Complement the test pattern and repeat steps 2, 3 and 4.

Power-up

If $\overline{RAS} = V_{SS}$ during power-up, the KM44C1000B could possibly begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that \overline{RAS} and \overline{CAS} track with V_{CC} during power-up or be held at a valid V_{IH} in order to minimize the power-up current.



DEVICE OPERATION (Continued)

An initial pause of 200 μ sec is required after power-up followed by 8 initialization cycles before proper device operation is assured. Eight initialization cycles are also required after any 16 msec period in which there are no $\overline{\text{RAS}}$ cycles. An initialization cycle is any cycle in which $\overline{\text{RAS}}$ is cycled.

Termination

The lines from the TTL driver circuits to the KM44C1000B inputs act like unterminated transmission lines resulting in significant overshoot and undershoot at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel termination may be used, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the KM44C1000B input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.

Board Layout

It is important to lay out the power and ground lines on memory boards in such a way that switching transient effects are minimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS. The impedance is minimized if all the power supply traces to all the DRAMS run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.

Decoupling


The importance of proper decoupling can not be over emphasized. Excessive transient noise or voltage droop on the $V_{\rm CC}$ line can cause loss of data integrity (soft errors). It is recommended that the total combined voltage changes over time in the $V_{\rm CC}$ to $V_{\rm SS}$ voltage (measured at the device pins) should not exceed 500mV.

A high frequency $0.1\mu F$ ceramic decoupling capacitor should be connected between the $V_{\rm CC}$ and ground pins of each KM44C1000B using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the KM44C1000B and they supply much of the current used by the KM44C1000B during cycling.

In addition, a large tantalum capacitor with a value of $47\mu F$ to $100\mu F$ should be used for bulk decoupling to recharge the $0.1\mu F$ capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor should be placed near the point where the power traces meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor around the memory array.

PACKAGE DIMENSIONS


Units: Inches (Millimeters)






PACKAGE DIMENSIONS (Continued)


20-LEAD PLASTIC SMALL OUT-LINE J-LEAD






0.145 (3.68)

20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE






PACKAGE DIMENSIONS (Continued)

20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II) (Forward and Reverse Type)

Units: Inches (millimeters)



20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (I) (Forward and Reverse Type)

