

# High Speed KM48C512D

# CMOS DRAM

## High Speed 512K x 8Bit CMOS Dynamic RAM with with Fast Page Mode

### DESCRIPTION

This is a family of 524,288 x 8 bit Extended Data Out Mode CMOS DRAMs. Extended Data Out Mode offers high speed random access of memory cells within the same row. Access time (-4), power consumption(Normal or Low power) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in L-version. This 512Kx8 EDO Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memory unit for microcomputer, personal computer and portable machines.

### FEATURES

#### .. Part Identification

- KM48C512D/DL (5V, 1K Ref.)

#### .. Active Power Dissipation

Unit : mW

Speed	Active Power Dissipation
-4	770

#### .. Refresh Cycles

Part NO.	VCC	Refresh cycle	Refresh period	
			Normal	L-ver
C512D	5V	1K	16ms	128ms


#### .. Performance Range:

Speed	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>	t <sub>PC</sub>
-4	40ns	12ns	75ns	28ns

- .. Fast Page Mode operation
- .. Byte Read/Write operation
- ..  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- ..  $\overline{\text{RAS}}$ -only and Hidden refresh capability
- .. Self-refresh capability (L-ver only)
- .. TTL compatible inputs and outputs
- .. Early Write or output enable controlled write
- .. JEDEC Standard pinout
- .. Available in 28-pin SOJ 400mil & 28-pin TSOP(II) 400mil packages

Dual +5V•• 10% power supply

### FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.




ELECTRONICS

High Speed  
**KM48C512D**

**CMOS DRAM**

**PIN CONFIGURATION (Top Views)**



et4U.com

DataSheet4U.com

DataShee

Pin Name	Pin Function
A0 - A9	Address Inputs
DQ0 - 7	Data In/Out
Vss	Ground
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{W}}$	Read/Write Input
$\overline{\text{OE}}$	Data Output Enable
Vcc	Power(+5V)
N.C	No Connection

**SAMSUNG**

ELECTRONICS

# High Speed KM48C512D

## CMOS DRAM

### ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-1.0 to +7.0	V
Voltage on Vcc supply relative to Vss	V <sub>CC</sub>	-1.0 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	1	W
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, T<sub>A</sub> = 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Units
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	-	V <sub>CC</sub> +1.0* <sup>1</sup>	V
Input Low Voltage	V <sub>IL</sub>	-1.0* <sup>2</sup>	-	0.8	V

\*1 : V<sub>CC</sub>+2.0/20ns(5V), Pulse width is measured at V<sub>CC</sub>

\*2 : -2.0V/20ns(5V), Pulse width is measured at V<sub>SS</sub>

### DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>IN</sub> +0.5V, all other input pins not under test=0 Volt)	I <sub>I(L)</sub>	-5	5	μA
Output Leakage Current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>O(L)</sub>	-5	5	μA
Output High Voltage Level(I <sub>OH</sub> =-5mA)	V <sub>OH</sub>	2.4	-	V
Output Low Voltage Level(I <sub>OL</sub> =4.2mA)	V <sub>OL</sub>	-	0.4	V



ELECTRONICS

# High Speed KM48C512D

## CMOS DRAM

### DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Symbol	Power	Max	Units
I <sub>CC1</sub>	Don't care	140	mA
I <sub>CC2</sub>	Don't care	2	mA
I <sub>CC3</sub>	Don't care	140	mA
I <sub>CC4</sub>	Don't care	110	mA
I <sub>CC5</sub>	Normal L	1 150	mA μA
I <sub>CC6</sub>	Don't care	140	mA
I <sub>CC7</sub>	L	300	μA
I <sub>CCS</sub>	L	200	μA

I<sub>CC1</sub>\* : Operating Current ( $\overline{RAS}$  and  $\overline{CAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$ )

I<sub>CC3</sub>\* :  $\overline{RAS}$ -only Refresh Current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub>\* : Fast Page Mode Current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @t<sub>PC</sub>=min.)

I<sub>CC5</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$ )

I<sub>CC6</sub>\* :  $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up mode  
Input high voltage(V<sub>IH</sub>)=V<sub>CC</sub>-0.2V, Input low voltage(V<sub>IL</sub>)=0.2V,  $\overline{CAS}=0.2V$ ,  
Din=Don't care, t<sub>RC</sub>=31.25us, t<sub>RAS</sub>=t<sub>RASmin</sub>~300ns

I<sub>CCS</sub> : Self Refresh Current

$\overline{RAS}=\overline{CAS}=V_{IL}$ ,  $\overline{W}=\overline{OE}=A_0 \sim A_9 =V_{CC}-0.2V$  or 0.2V,

DQ0 ~ DQ7=V<sub>CC</sub>-0.2V, 0.2V or Open

\*Note : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC6</sub> and I<sub>CC7</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one fast page mode cycle time, t<sub>PC</sub>.



ELECTRONICS

# High Speed KM48C512D

## CMOS DRAM

### CAPACITANCE ( $T_A=25^\circ\text{C}$ , $V_{CC}=5\text{V}$ , $f=1\text{MHz}$ )

Parameter	Symbol	Min	Max	Units
Input capacitance [A0 ~ A9]	CIN1	-	5	pF
Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{W}}$ , $\overline{\text{OE}}$ ]	CIN2	-	7	pF
Output capacitance [DQ0 - DQ7]	CDQ	-	7	pF

### AC CHARACTERISTICS ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , See note 1,2)

Test condition :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{ih}/V_{il}=2.8/0.4\text{V}$ ,  $V_{oh}/V_{ol}=2.0/0.8\text{V}$

Parameter	Symbol	-4		Units	Note
		Min	Max		
Random read or write cycle time	t <sub>RC</sub>	75		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	111		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		40	ns	3,4,10
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		12	ns	3,4,5
Access time from column address	t <sub>AA</sub>		20	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	t <sub>CLZ</sub>	0		ns	3
Output buffer turn-off delay	t <sub>OFF</sub>	0	9	ns	6
Transition time (rise and fall)	t <sub>T</sub>	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	25		ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	40	10K	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>			ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	40		ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	12	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RCD</sub>	18	28	ns	4
$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	13	20	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	5		ns	
Row address set-up time	t <sub>ASR</sub>	0		ns	
Row address hold time	t <sub>RAH</sub>	8		ns	
Column address set-up time	t <sub>ASC</sub>	0		ns	
Column address hold time	t <sub>CAH</sub>	10		ns	
Column address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	20		ns	
Read command set-up time	t <sub>RCS</sub>	0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0		ns	8
Write command set-up time	t <sub>WCS</sub>	0		ns	7
Write command hold time	t <sub>WCH</sub>	10		ns	
Write command pulse width	t <sub>WP</sub>	10		ns	
Write command to $\overline{\text{RAS}}$ lead time	t <sub>RWL</sub>	12		ns	
Write command to $\overline{\text{CAS}}$ lead time	t <sub>CWL</sub>	12		ns	

\*  $0^\circ\text{C} \leq T_A \leq 60^\circ\text{C}$ , Output Loading( $C_L$ ) = 30pF



# High Speed KM48C512D

## CMOS DRAM

### AC CHARACTERISTICS (Continued)

Parameter	Symbol	-4		Units	Note
		Min	Max		
Data set-up time	tDS	0		ns	9
Data hold time	tDH	10		ns	9
Refresh period (Normal)	tREF		16	ms	
Refresh period (L-ver)	tREF		128	ms	
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tCWD	31		ns	7
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	tRWD	59		ns	7
Column address $\overline{\text{W}}$ delay time	tAWD	39		ns	7
$\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time	tCPWD	44			7
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	10		ns	
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	tRPC	5		ns	
$\overline{\text{CAS}}$ precharge time (CBR counter test cycle)	tCPT	20		ns	
Access time from $\overline{\text{CAS}}$ precharge	tCPA		25	ns	3
Fast Page mode cycle time	tPC	28		ns	
Fast Page read-modify-write cycle time	tPRWC	67		ns	
$\overline{\text{CAS}}$ precharge time (Fast Page cycle)	tCP	6		ns	
$\overline{\text{RAS}}$ pulse width (Fast Page cycle)	tRASP	40	100K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	tRHCP	23		ns	
$\overline{\text{OE}}$ access time	tOEA		12	ns	
$\overline{\text{OE}}$ to data delay	tOED			ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	tOEZ	0	9	ns	6
$\overline{\text{OE}}$ command hold time	tOEH	12		ns	
$\overline{\text{RAS}}$ pulse width (C-B-R self refresh)	tRASS	100		us	11
$\overline{\text{RAS}}$ precharge time (C-B-R self refresh)	tRPS	74		ns	11
$\overline{\text{CAS}}$ hold time (C-B-R self refresh)	tCHS	-50		ns	11

\* 0...TA...60... , Output Loading(CL) = 30pF



ELECTRONICS

# High Speed KM48C512D

## CMOS DRAM

### NOTES

1. An initial pause of 200us is required after power-up followed by any 8 ROR or  $\overline{\text{CBR}}$  cycles before proper device operation is achieved.
2. Input voltage levels are  $V_{ih}/V_{il}$ .  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 30pF. Dout reference level :  $V_{oh}/V_{ol}=2.0V/0.8V$
4. Operation within the  $t_{RCD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \ll t_{RCD}(\text{max})$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{AWD}$  and  $t_{CPWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \ll t_{WCS}(\text{min})$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \ll t_{CWD}(\text{min})$ ,  $t_{RWD} \ll t_{RWD}(\text{min})$ ,  $t_{AWD} \ll t_{AWD}(\text{min})$  and  $t_{CPWD} \ll t_{CPWD}(\text{min})$  then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. This parameters are referenced to the  $\overline{\text{CAS}}$  falling edge in ealy write cycles and to the  $\overline{\text{W}}$  falling edge in  $\overline{\text{OE}}$  controlled write cycle and read-modify-write cycles.
10. Operation within the  $t_{RAD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RAD}(\text{max})$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, then access time is controlled by  $t_{AA}$ .
11. 1024cycle of burst refresh must be executed within 8ms before and after self refresh in order to meet refresh specification (L-version).


**SAMSUNG**
**ELECTRONICS**