

1M x 4 Bit (With \overline{OE}) High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 17,20,25 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 60 mA(Max.)
 - (CMOS): 10 mA(Max.)
 - 500 μ A(max.)-L Ver
 - Operating KM644002/L-17 : 170 mA(Max.)
 - KM644002/L-20 : 150 mA(Max.)
 - KM644002/L-25 : 130 mA(Max.)
- Single 5V \pm 10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 - No clock or Refresh required
- Three State Outputs
- Low Data Retention Voltage :2V(Min.)-L Ver. Only
- Standard Pin Configuration
 - KM644002J/LJ : 32- SOJ- 400

GENERAL DESCRIPTION


The KM644002/L is a 4,194,304-bit high-speed Static Random Access Memory organized as 1,048,576 words by 4 bits.

The KM644002/L uses four common input and output lines and has an output enable pin which operates faster than address access time at read cycle.


The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM644002/L is packaged in a 400 mil 32-pin plastic SOJ.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION(TOP VIEW)



Pin Name	Pin Function
A0-A19	Address Inputs
WE	Write Enable
\overline{CS}	Chip Select
\overline{OE}	Output Enable
I/O1~I/O4	Data Inputs/Outputs
Vcc	Power (+5V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation	P _d	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	Vcc+0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

** V_{IH}(Min.)= Vcc+2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, Vcc=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =Vss to Vcc	-2	2	μA	
Output Leakage Current	I _{LO}	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{OUT} =Vss to Vcc	-2	2	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty $\overline{CS}=V_{IL}$, I _{OUT} =0 mA V _{IN} = V _{IH} or V _{IL}	17 ns	-	170	mA
			20 ns	-	150	
			25 ns	-	130	
Standby Power Supply Current	I _{SB}	$\overline{CS}=V_{IH}$, Min. Cycle	-	60	mA	
			I _{SB1}	$\overline{CS} \geq V_{CC}-0.2V$, f=0 MHz		-
		V _{IN} ≥ Vcc-0.2V or V _{IN} ≤0.2V	L-Ver	-	500	μA
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	
	V _{OH1} *	I _{OH1} =-100μA	-	3.95	V	

Note * : Temp. = 25 °C, Vcc=5V±5%

CAPACITANCE *(f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	6	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF


* Note: Capacitance is sampled and not 100% tested.

AC CHARACTERISTICS

TEST CONDITIONS

(T_A=0 to 70 °C,V_{CC}=5V±10%,unless otherwise specified.)

Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See below



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM644002-17 KM644002L-17		KM644002-20 KM644002L-20		KM644002-25 KM644002L-25		UNIT
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	17	-	20	-	25	-	ns
Address Access Time	t _{AA}	-	17	-	20	-	25	ns
Chip Select to Output	t _{CO}	-	17	-	20	-	25	ns
Output Enable to Valid Output	t _{OE}	-	8	-	10	-	12	ns
Chip Select to Low-Z Output	t _{LZ}	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	t _{OLZ}	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	t _{HZ}	0	7	0	8	0	10	ns
Output Disable to High-Z Output	t _{OHZ}	0	7	0	8	0	10	ns
Output Hold from Address Change	t _{OH}	3	-	4	-	5	-	ns
Chip Selection to Power Up Time	t _{PU}	0	-	0	-	0	-	ns
Chip Selection to Power Down Time	t _{PD}	-	17	-	20	-	25	ns

WRITE CYCLE


Parameter	Symbol	KM644002-17 KM644002L-17		KM644002-20 KM644002L-20		KM644002-25 KM644002L-25		UNIT
		Min	Max	Min	Max	Min	Max	
		Write Cycle Time	t _{WC}	17	-	20	-	
Chip Select to End of Write	t _{CW}	12	-	13	-	15	-	ns
Address Set-up Time	t _{AS}	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{AW}	12	-	13	-	15	-	ns
Write Pulse Width(OE High)	t _{WP}	12	-	13	-	15	-	ns
Write Recovery Time	t _{WR}	0	-	0	-	0	-	ns
Write to Output High-Z	t _{WHZ}	0	8	0	8	0	10	ns
Data to Write Time Overlap	t _{DW}	8	-	9	-	10	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	ns
End Write to Output Low-Z	t _{OW}	3	-	4	-	5	-	ns

2


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS=OE=V_{IL}, WE=V_{IH})




TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)




NOTES (READ CYCLE)

- \overline{WE} is high for read cycle.
- All read cycle timing is referenced from the last valid address to the first transition address.
- t_{HZ} and t_{OH} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
- At any given temperature and voltage condition, $t_{HZ}(\max.)$ is less than $t_{LZ}(\min.)$ both for a given device and from device to device.
- Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- Device is continuously selected with $\overline{CS} = V_{IL}$.
- Address valid prior to coincident with \overline{CS} transition low.
- For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{OE} Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{OE} Low Fixed)



2

NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low; A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. D_{out} is the read data of the new address.
10. When \overline{CS} is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	I_{SB} , I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	D_{OUT}	I_{CC}
L	L	X	Write	D_{IN}	I_{CC}

Note : X means Don't Care.

DATA RETENTION CHARACTERISTICS*($T_A=0$ to 70 °C)

Parameter	Symbol	Test Condition	Min	Max	Unit
Vcc for Data Retention	V _{DR}	$\overline{CS} \geq V_{CC}-0.2V$	2	5.5	V
Data Retention Current	IDR	V _{CC} =3.0V, $\overline{CS} \geq V_{CC}-0.2V$ $V_{IN} \geq V_{CC}-0.2V$ or $V_{IN} \leq 0.2V$	-	200	μA
Data Retention Set-up Time	t _{SDR}	See Data Retention	0	-	ns
Recovery Time	t _{RDR}	Wave forms(below)	5	-	ms

* L-Version Only.

DATA RETENTION WAVEFORM 1 (\overline{CS} Controlled)

