# 1M x 4 Bit (With OE) High-Speed CMOS Static RAM

### **FEATURES**

#### • Fast Access Time 17,20,25 ns(Max.)

· Low Power Dissipation

Standby (TTL) : 60 mA(Max.) (CMOS):10 mA(Max.)

500μA(max.)-L Ver

Operating KM644002/L-17: 170 mA(Max.) KM644002/L-20: 150 mA(Max.)

KM644002/L-25: 130 mA(Max.)

- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
  - No clock or Refresh required
- · Three State Outputs
- Low Data Retention Voltage :2V(Min.)-L Ver. Only
- Standard Pin Configuration

KM644002J/LJ: 32- SOJ- 400

### **GENERAL DESCRIPTION**

The KM644002/L is a 4,194,304-bit high-speed Static Random Access Memory organized as 1,048,576 words by 4 bits.


The KM644002/L uses four common input and output lines and has an output enable pin which operates faster than address access time at read cycle.


The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM644002/L is packaged in a 400 mil 32-pin plastic SOJ.

### **FUNCTIONAL BLOCK DIAGRAM**

## PIN CONFIGURATION(TOP VIEW)





Pin Name	Pin Function
A0-A19	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
1/01~1/04	Data Inputs/Outputs
Vcc	Power (+5V)
Vss	Ground
N.C	No Connection

### **ABSOLUTE MAXIMUM RATINGS \***

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	Vin,out	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation	PD	1.0	w
Storage Temperature	Tstg	-65 to 150	°C
Operating Temperature	TA	0 to 70	°C

<sup>\*</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED DC OPERATING CONDITIONS (TA=0 to 70 °C)

Item	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	٧
Input High Voltage	ViH	2.2	-	Vcc+0.5**	٧
Input Low Voltage	VIL	-0.5 *	-	0.8	V

<sup>&</sup>quot; VIL(Min.)= -2.0V ac (Pulse Width≤10 ns) for 1≤20 mA

#### DC AND OPERATING CHARACTERISTICS

(Ta=0 to 70 °C, Vcc=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	İLI	Vin=Vss to Vcc		-2	2	μА
Output Leakage Current	llo	CS=Vih or OE=Vih or W := Vout=Vss to Vcc	-2	2	μА	
Average Operating Current	Icc	Min. Cycle, 100% Duty	17 ns	-	170	mA
		CS=Vil., lout=0 mA	20 ns	-	150	1
		VIN = VIH or VIL	25 ns	-	130	
Standby Power Supply Current	Isa	СS=Vін, Min. Cycle	-	60	mA	
	ISB1	CS≥Vcc-0.2V, f=0 MHz	-	-	10	mA
		Vin ≥ Vcc-0.2V or Vin≤0.2V	L-Ver	-	500	μА
Output Low Voltage	Vol	IoL=8 mA		<u>.</u>	0.4	V
Output High Voltage	Voн	Iон=-4 mA		2.4	-	V
	Vo <sub>H1</sub> •	IoH1=-100μA		-	3.95	V

Note \* Temp. = 25 °C,  $Vcc=5V\pm5\%$ 

#### CAPACITANCE \*(f=1MHz, Ta=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	Cin	VIN=0V	-	6	pF
Input/Output Capacitance	Ci/o	VI/0=0V	-	8	pF

<sup>\*</sup> Note: Capacitance is sampled and not 100% tested.




<sup>&</sup>quot; ViH(Min.)= Vcc+2.0V ac (Pulse Width≤10 ns) for I≤20 mA

# **AC CHARACTERISTICS**

### **TEST CONDITIONS**

(TA=0 to 70 °C,Vcc=5V±10%,unless otherwise specified.)

Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing	1.5V
Reference Levels	
Output Load	See below



\* Including Scope and Jig Capacitance

### **READ CYCLE**

Parameter	Symbol	KM644002-17 Symbol KM644002L-17		KM644002-20 KM644002L-20		KM644002-25 KM644002L-25		UNIT
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	tric	17	-	20	-	25	-	ns
Address Access Time	taa	-	17	-	20	-	25	ns
Chip Select to Output	tco	-	17	-	20	•	25	ns
Output Enable to Valid Output	toe	-	8	-	10	-	12	ns
Chip Select to Low-Z Output	tı.z	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	toLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	7	0	8	0	10	ns
Output Disable to High-Z Output	tonz	0	7	0	8	0	10	ns
Output Hold from Address Change	ton	3	-	4	-	5	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	0	-	ns
Chip Selection to Power Down Time	tPD	-	17	-	20	-	25	nş




### WRITE CYCLE

Parameter	Symbol	KM644002-17 KM644002L-17		KM644002-20 KM644002L-20		KM644002-25 KM644002L-25		UNIT
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	twc	17	-	20	-	25	-	ns
Chip Select to End of Write	tcw	12	-	13	-	15	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	12	-	13	-	15	-	ňs
Write Pulse Width(OE High)	twp	12	-	13	-	15	-	ns
Write Recovery Time	twn	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	8	0	8	0	10	ns
Data to Write Time Overlap	tow	8	-	9	-	10		ns
Data Hold from Write Time	ton	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	4	-	5	-	ns


# **TIMING DIAGRAMS**

# TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS=OE=VIL, WE=VIH)




### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)



### **NOTES (READ CYCLE)**


- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or VoL levels.
- At any given temperature and voltage condition, tHz(max.) is less than tLz(min.) both for a given device and from device to device.
- Transition is measured ±200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with  $\overline{CS} = VIL$
- 7 Address valid prior to coincident with  $\overline{CS}$  transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

### TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)





# TIMING WAVEFORM OF WRITE CYCLE(2) (OE Low Fixed)



#### **NOTES (WRITE CYCLE)**

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS}$  going low and  $\overline{WE}$  going low: A write ends at the earliest transition among  $\overline{CS}$  going high and  $\overline{WE}$  going high. two is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of  $\overline{CS}$  going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. two is measured from the end of write to the address change, tWR applied in case a write ends as CS, or WE going high.
- 6. If OE.CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If CS goes low simultaneously with WE going low or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When  $\overline{CS}$  is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

### **FUNCTIONAL DESCRIPTION**

CS	WE	ŌĒ	Mode	I/O Pin	Supply Current
I	X*	Х	Not Select	High-Z	ISB, ISB1
L	Н_	н	Output Disable	High-Z	lcc
L	Н	L	Read	Dout	loc
L	L	Х	Write	DIN	lcc

Note: X means Don't Care.



# DATA RETENTION CHARACTERISTICS\*(TA=0 to 70 °C)

Parameter	Symbol	Test Condition	Min	Max	Unit
Vcc for Data Retention	VDR	ੋਂ S≥Vcc-0.2V	2	5.5	V
Data Retention Current	IDR	Vcc=3.0V, CS≥Vcc-0.2V Vin≥Vcc-0.2V or Vin≤0.2V	-	200	μА
Data Retention Set-up Time	tsda	See Data Retention	0	-	ns
Recovery Time	trdr	Wave forms(below)	5	-	ms

<sup>\*</sup> L-Version Only.

# DATA RETENTION WAVEFORM 1 (CS Controlled)

