KM68B261A

BiCMOS SRAM

32K x 8 Bit High-Speed BiCMOS Static RAM


FEATURES

- Fast Access Time 6,7,8ns(Max.)
- Low Power Dissipation Standby (TTL) : 110 mA(Max.) (CMOS): 20 mA(Max.)
 - Operating Current : 170 mA(f=100MHz)
- Single 5V \pm 5% Power Supply
- TTL Compatible Inputs and Outputs
- ... Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration
 KM68B261AJ: 32-SOJ-300

GENERAL DESCRIPTION

The KM68B261A is a 262,144-bit high-speed Static Random Access Memory organized as 32,768 words by 8 bits. The KM68B261A uses eight common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using Samsung's advanced BiCMOS process and designed for high-speed system applications. It is particularly well suited for use in highdensity high-speed system applications. The KM68B261A is packaged in a 300 mil 32-pin plastic SOJ.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION(TOP VIEW)

| A0 | 1 | 0 | \cup | 32 | N.C |
|------|----|---|--------|----|------|
| A1 | 2 | | | 31 | A14 |
| A2 | 3 | | | 30 | A13 |
| A3 | 4 | | | 29 | A12 |
| /CS | 5 | | | 28 | /OE |
| I/O1 | 6 | | | 27 | I/08 |
| I/O2 | 7 | | | 26 | I/07 |
| Vcc | 8 | | SOJ | 25 | Vss |
| Vss | 9 | | 000 | 24 | Vcc |
| I/O3 | 10 | | | 23 | I/06 |
| I/O4 | 11 | | | 22 | I/05 |
| /WE | 12 | | | 21 | A11 |
| A4 | 13 | | | 20 | A10 |
| A5 | 14 | | | 19 | A9 |
| A6 | 15 | | | 18 | A8 |
| A7 | 16 | | | 17 | N.C |
| | | 1 | | | |

PIN DESCRIPTION

| Pin Name | Pin Function | | |
|-----------|---------------------|--|--|
| A0-A14 | Address Inputs | | |
| /WE | Write Enable | | |
| /CS | Chip Select | | |
| /OE | Output Enable | | |
| I/O1-I/O8 | Data Inputs/Outputs | | |
| Vcc | Power (5V) | | |
| Vss | Ground | | |
| N.C | No Connection | | |



ABSOLUTE MAXIMUM RATINGS*

| Parameter | Symbol | Rating | Unit |
|---------------------------------------|---------|--------------|------|
| Voltage on Any Pin Relative to Vss | VIN,OUT | - 0.5 to 7.0 | V |
| Voltage on Vcc Supply Relative to Vss | Vcc | - 0.5 to 7.0 | V |
| Power Dissipation | PD | 1.0 | W |
| Storage Temperature | Tstg | - 65 to 150 | °C |
| Operating Temperature | TA | 0 to 70 | °C |

* Stresses greater than those listed under "Absolute Maximum Rating" may cause permanent damage to the device. ww.DataSheet4U.CThis is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (TA=0 to 70°C)

| Parameter | Symbol | Min | Тур. | Max | Unit |
|--------------------|--------|-------|------|-----------|------|
| Supply Voltage Vcc | | 4.75 | 5.0 | 5.25 | V |
| Ground | Vss | 0 | 0 | 0 | V |
| Input Low Voltage | VIH | 2.2 | - | Vcc+0.5** | V |
| Input High Voltage | VIL | -0.5* | - | 0.8 | V |

* VIL(Min) = -2.0 (Pulse Width \leq 3ns) for I \leq 20mA

** VIH(Max) = Vcc+2.0V(Pulse width $\leq 8ns$)for I $\leq 20mA$

DC AND OPERATING CHARACTERISTICS

(TA= 0 to 70°C, Vcc=5 V \pm 5%, unless otherwise specified)

| Parameter | Symbol | Test Conditions | Min | Max | Unit |
|------------------------|--------|--|-----|-----|------|
| Input Leakage Current | ILI | VIN=Vss to Vcc | -10 | 10 | μA |
| Output Leakage Current | ILO | /CS=VIH or /OE=VIH or /WE=VIL | -10 | 10 | μA |
| | | Vout=Vss to Vcc | | | |
| Operating Current | ICC | f=100MHz, 100% Duty, /CS=VIL, | - | 170 | mA |
| | | VIN=VIH or VIL, IOUT=0mA | | | |
| Standby Current | ISB | Min. Cycle, /CS=VIH | - | 110 | mA |
| | ISB1 | f=0MHz, /CS \geq Vcc-0.2V, | - | 20 | mA |
| | | $VIN \ge Vcc - 0.2V$ or $VIN \le 0.2V$ | | | |
| Output Low Voltage | VOL | IOL=8mA | - | 0.4 | V |
| Output High Voltage | VOH | IOH = - 4mA | 2.4 | - | V |



CAPACITANCE*(f=1MHz, TA =25 °C)

| Item | Symbol | Test Condition | Min. | Max. | Unit |
|--------------------------|--------|----------------|------|------|------|
| Input Capacitance | CIN | VIN=0V | - | 7 | pF |
| Input/Output Capacitance | CI/O | VI/O=0V | - | 7 | pF |

* Note: Capacitance is sampled and not 100% tested.


/.DataSheet4U.com


AC CHARACTERISTICS TEST CONDITIONS ON DATA RAM (TA= 0 to 70°C, Vcc=5V± 5%, unless otherwise specified.)

| Parameter | Value |
|--|-----------|
| Input Pulse Level | 0 to 3 V |
| Input Rise and Fall Time | 3ns |
| Input and Output Timing Reference Levels | 1.5V |
| Output Load | See below |

Output Load (A)

Output Load (B) for tHZ, tLZ, tWHZ, tOW, tOLZ, & tOHZ





* Including Scope and Jig Capacitance



READ CYCLE


| Parameter | Symbol | KM68B261A-6 | | KM68B261A -7 | | KM68B261A -8 | | Unit |
|---------------------------------|--------|-------------|-----|--------------|-----|--------------|-----|------|
| Falameter | Symbol | Min | Max | Min | Max | Min | Мах | |
| Read Cycle Time | tRC | 6 | - | 7 | - | 8 | - | ns |
| Address Access Time | tAA | - | 6 | - | 7 | - | 8 | ns |
| Chip Select to Output | tCO | - | 6 | - | 7 | - | 8 | ns |
| Output Enable to Valid Output | tOE | - | 4 | - | 4 | - | 4 | ns |
| Chip Enable to Low-Z Output | tLZ | 3 | - | 3 | - | 3 | - | ns |
| Output Enable to Low-Z Output | tOLZ | 1 | - | 1 | - | 1 | - | ns |
| Chip Disable to High-Z Output | tHZ | 0 | 3 | 0 | 3.5 | 0 | 4 | ns |
| Output Disable to High-Z Output | tOHZ | 0 | 3 | 0 | 3.5 | 0 | 4 | ns |
| Output Hold from Address Change | tOH | 3 | - | 3 | - | 3 | - | ns |

WRITE CYCLE

| Parameter | Symbol | KM68B261A -6 | | KM68B261A -7 | | KM68B261A -8 | | Unit |
|-------------------------------|--------|--------------|-----|--------------|-----|--------------|-----|------|
| i arameter | Gymbol | Min | Max | Min | Max | Min | Max | |
| Write Cycle Time | tWC | 6 | - | 7 | - | 8 | - | ns |
| Chip Select to End of Write | tCW | 6 | - | 7 | - | 8 | - | ns |
| Address Setup Time | tAS | 0 | - | 0 | - | 0 | - | ns |
| Address Valid to End of Write | tAW | 3.5 | - | 4 | - | 4.5 | - | ns |
| Write Pulse Width(/OE High) | tWP | 3.5 | - | 4 | - | 4.5 | - | ns |
| Write Pulse Width(/OE Low) | tWP | 6 | - | 7 | - | 8 | - | ns |
| Write Recovery Time | tWR | 1 | - | 1 | - | 1 | - | ns |
| Write to Output High-Z | tWHZ | 0 | 3 | 0 | 3.5 | 0 | 4 | ns |
| Data to Write Time Overlap | tDW | 3 | - | 3.5 | - | 4 | - | ns |
| Data Hold from Write Time | tDH | 0 | - | 0 | - | 0 | - | ns |
| End Write to Output Low-Z | tOW | 3 | - | 3 | - | 3 | - | ns |




TIMING DIAGRAMS TIMING WAVE FORM OF READ CYCLE (/WE=VIH)




NOTES (READ CYCLE)

- ¹. /WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- ^{3.} tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VOH or VOL levels.
- 4. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
- Transition is measured ± 200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with /CS=VIL
- 7. Address valid prior to coincident with /CS transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVE FORM OF WRITE CYCLE(1) (/OE=Clock)



TIMING WAVE FORM OF WRITE CYCLE(2) (/OELow Fixed)



NOTES (WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low /CS and a low /WE. A write begins at the latest transition among /CS going low and /WE going low; A write ends at the earliest transition among /CS going high and /WE going high. tWP is measured from the beginning of write to the end of write.
- 3. tCW is measured from the later of /CS going low to end of write.
- 4. tAS is measured from the address valid to the beginning of write.
- 5. tWR is measured from the end of write to the address change. tWR applied in case a write ends as /CS, or /WE going high.
- 6. If /OE, /CS and /WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If /CS goes low simultaneously with /WE going low or after /WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When /CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

| /CS | /WE | /OE | Mode | I/O Pin | Supply Current |
|-----|-----|-----|----------------|---------|----------------|
| Н | Х | Х* | Not Select | High-Z | ISB, ISB1 |
| L | Н | Н | Output Disable | High-Z | ICC |
| L | Н | L | Read | DOUT | ICC |
| L | L | Х | Write | DIN | ICC |

FUNCTIONAL DESCRIPTION

*Note : X means Don't Care.



KM68B261A


BiCMOS SRAM

PACKAGE DIMENSIONS

Unit: mm / Inch

0.008+ 0.004 - 0.002

32-SOJ-300



*Note : Do not include mold protrusion

