

Document Title

1M x8 bit Super Low Power and Low Voltage Full CMOS Static RAM

Revision History

<u>Revision No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	Initial draft	August 25, 1999	Preliminary

www.DataSheet4U.com

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



KM68FV8100 Family

1M x 8 bit Super Low Power and Low Voltage Full CMOS Static RAM

FEATURES

- Process Technology: Full CMOS
- Organization: 1M x8
- Power Supply Voltage: 3.0~3.6V
- Low Data Retention Voltage: 1.5V(Min)
- Three state output and TTL Compatible
- Package Type: 44-TSOP2-400F/R, 48-FBGA-8.00x12.00

GENERAL DESCRIPTION


The KM68FV8100 families are fabricated by SAMSUNG's advanced full CMOS process technology. The families support industrial operating temperature ranges and have chip scale package for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY


Product Family	Operating Temperature	Vcc Range	Speed	Power Dissipation		PKG Type
				Standby (I _{SB1} , Typ.)	Operating (I _{CC1} , Max)	
KM68FV8100I	Industrial(-40~85°C)	3.0~3.6V	55 ¹⁾ /70ns	0.5μA	3mA	44-TSOP2-400F/R 48-FBGA-8.00x12.00

1. The parameter is measured with 30pF test load.


PIN DESCRIPTION



48-FBGA: Top View (Ball Down)



FUNCTIONAL BLOCK DIAGRAM



Name	Function	Name	Function
CS1, CS2	Chip Select Inputs	A0~A19	Address Inputs
OE	Output Enable Input	Vcc	Power
WE	Write Enable Input	Vss	Ground
I/O1~I/O16	Data Inputs/Outputs	DNU	Do Not Use

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

PRODUCT LIST

Industrial Temperature Products(-40~85°C)	
Part Name	Function
KM68FV8100TI-5	44-TSOP2-F, 55ns, 3.3V
KM68FV8100TI-7	44-TSOP2-F, 70ns, 3.3V
KM68FV8100RI-5	44-TSOP2-R, 55ns, 3.3V
KM68FV8100RI-7	44-TSOP2-R, 70ns, 3.3V
KM68FV8100FI-5	48-FBGA, 55ns, 3.3V
KM68FV8100FI-7	48-FBGA, 70ns, 3.3V

FUNCTIONAL DESCRIPTION

\overline{CS}_1	CS_2	\overline{OE}	\overline{WE}	I/O ₁₋₈	Mode	Power
H	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	Deselected	Standby
X ¹⁾	L	X ¹⁾	X ¹⁾	High-Z	Deselected	Standby
L	H	H	H	High-Z	Output Disabled	Active
L	H	L	H	Dout	Read	Active
L	H	X ¹⁾	L	Din	Write	Active

1. X means don't care. (Must be low or high state)

ABSOLUTE MAXIMUM RATINGS¹⁾

Item	Symbol	Ratings	Unit
Voltage on any pin relative to V _{ss}	V _{IN} ,V _{OUT}	-0.2 to 3.9	V
Voltage on V _{cc} supply relative to V _{ss}	V _{CC}	-0.2 to 4.6	V
Power Dissipation	P _D	1.0	W
Storage temperature	T _{STG}	-55 to 150	°C
Operating Temperature	T _A	-40 to 85	°C

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS¹⁾

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	3.0	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input high voltage	V _{IH}	2.2	-	V _{CC} +0.3 ²⁾	V
Input low voltage	V _{IL}	-0.2 ³⁾	-	0.6	V

Note:

1. T_A=-40 to 85°C, otherwise specified
2. Overshoot: V_{CC}+2.0V in case of pulse width ≤20ns.
3. Undershoot: -2.0V in case of pulse width ≤20ns.
4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, T_A=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C _{IN}	V _{IN} =0V	-	8	pF
Input/Output capacitance	C _{IO}	V _{IO} =0V	-	10	pF

1. Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS


Item	Symbol	Test Conditions	Min	Typ	Max	Unit
Input leakage current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-1	-	1	μA
Output leakage current	I _{LO}	$\overline{CS}_1=V_{IH}, CS_2=V_{IL}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}, V_{IO}=V_{SS}$ to V _{CC}	-1	-	1	μA
Operating power supply current	I _{CC}	I _{IO} =0mA, $\overline{CS}_1=V_{IL}, CS_2=V_{IH}, \overline{WE}=V_{IH}, V_{IN}=V_{IH}$ or V _{IL}	-	-	2	mA
Average operating current	I _{CC1}	Cycle time=1μs, 100% duty, I _{IO} =0mA, $\overline{CS}_1 \leq 0.2V$, $CS_2 \geq V_{CC}-0.2V, V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC}-0.2V$	-	-	3	mA
	I _{CC2}	Cycle time=Min, I _{IO} =0mA, 100% duty, $\overline{CS}_1=V_{IL}, CS_2=V_{IH}, V_{IN}=V_{IL}$ or V _{IH}	-	-	40	mA
Output low voltage	V _{OL}	I _{OL} = 2.1mA			0.4	V
Output high voltage	V _{OH}	I _{OH} = -1.0mA	2.2			V
Standby Current(TTL)	I _{SB}	$\overline{CS}_1=V_{IH}, CS_2=V_{IL}$, Other inputs=V _{IH} or V _{IL}	-	-	0.3	mA
Standby Current(CMOS)	I _{SB1}	$\overline{CS}_1 \geq V_{CC}-0.2V, CS_2 \geq V_{CC}-0.2V$ (CS ₁ controlled) or $CS_2 \leq 0.2V$ (CS ₂ controlled), Other inputs=0~V _{CC}	-	0.5	30 ¹⁾	μA

1. Super low power product=10μA with special handling.

AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Input/Output Reference)

Input pulse level: 0.4 to 2.2V
 Input rising and falling time: 5ns
 Input and output reference voltage: 1.5V
 Output load(see right): $C_L=100\text{pF}+1\text{TTL}$
 $C_L=30\text{pF}+1\text{TTL}$



1. Including scope and jig capacitance
2. $R_1=3070\Omega$, $R_2=3150\Omega$
3. $V_{TM}=2.8\text{V}$

AC CHARACTERISTICS ($V_{CC}=3.0\sim 3.6\text{V}$, $T_A=-40$ to 85°C)

Parameter List	Symbol	Speed Bins				Units	
		55ns		70ns			
		Min	Max	Min	Max		
Read	Read cycle time	tRC	55	-	70	-	ns
	Address access time	tAA	-	55	-	70	ns
	Chip select to output	tCO1, tCO2	-	55	-	70	ns
	Output enable to valid output	tOE	-	25	-	35	ns
	Chip select to low-Z output	tLZ1, tLZ2	10	-	10	-	ns
	Output enable to low-Z output	tOLZ	5	-	5	-	ns
	Chip disable to high-Z output	tHZ1, tHZ2	0	20	0	25	ns
	$\overline{\text{OE}}$ disable to high-Z output	tOHZ	0	20	0	25	ns
Output hold from address change	tOH	10	-	10	-	ns	
Write	Write cycle time	tWC	55	-	70	-	ns
	Chip select to end of write	tcw1, tcw2	45	-	60	-	ns
	Address set-up time	tAS	0	-	0	-	ns
	Address valid to end of write	tAW	45	-	60	-	ns
	Write pulse width	tWP	40	-	50	-	ns
	Write recovery time	tWR	0	-	0	-	ns
	Write to output high-Z	tWHZ	0	20	0	25	ns
	Data to write time overlap	tdW	20	-	25	-	ns
	Data hold from write time	tdH	0	-	0	-	ns
End write to output low-Z	tOW	5	-	5	-	ns	


DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition	Min	Typ	Max	Unit
Vcc for data retention	VDR	$\overline{\text{CS}}_1 \geq V_{CC}-0.2\text{V}^{(1)}$	1.5	-	3.6	V
Data retention current	IDR	$V_{CC}=1.5\text{V}$, $\overline{\text{CS}}_1 \geq V_{CC}-0.2\text{V}^{(1)}$	-	0.5	6 ⁽²⁾	μA
Data retention set-up time	tSDR	See data retention waveform	0	-	-	ms
Recovery time	trDR		tRC	-	-	


1. $\overline{\text{CS}}_1 \geq V_{CC}-0.2\text{V}$, $\overline{\text{CS}}_2 \geq V_{CC}-0.2\text{V}$ ($\overline{\text{CS}}_1$ controlled) or $\overline{\text{CS}}_2 \geq V_{CC}-0.2\text{V}$ ($\overline{\text{CS}}_2$ controlled).
2. Super low power product= $4\mu\text{A}$ with special handling.

TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS1}=\overline{OE}=V_{IL}$, $CS2=\overline{WE}=V_{IH}$)




TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)




NOTES (READ CYCLE)

1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, $t_{HZ}(\text{Max.})$ is less than $t_{LZ}(\text{Min.})$ both for a given device and from device to device interconnection.


TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{WE} Controlled)



TIMING WAVEFORM OF WRITE CYCLE(2) ($\overline{CS_1}$ Controlled)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS₂ Controlled)




NOTES (WRITE CYCLE)


1. A write occurs during the overlap of a low \overline{CS}_1 , a high CS_2 and a low \overline{WE} . A write begins at the latest transition among \overline{CS}_1 goes low, CS_2 going high and \overline{WE} going low : A write ends at the earliest transition among CS_1 going high, CS_2 going low and \overline{WE} going high, t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the \overline{CS}_1 going low or CS_2 going high to the end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR1} applied in case a write ends as \overline{CS}_1 or \overline{WE} going high t_{WR2} applied in case a write ends as CS_2 going to low.

DATA RETENTION WAVE FORM

\overline{CS}_1 controlled




CS_2 controlled




PACKAGE DIMENSIONS

Unit: millimeter(inch)

44 PIN THIN SMALL OUTLINE PACKAGE TYPE II (400F)



44 PIN THIN SMALL OUTLINE PACKAGE TYPE II (400R)




PACKAGE DIMENSION


Unit: millimeters

48 BALL FINE PITCH BGA(0.75mm ball pitch)


Top View




Bottom View



Side View



Detail A



	Min	Typ	Max
A	-	0.75	-
B	7.90	8.00	8.10
B1	-	3.75	-
C	11.90	12.00	12.10
C1	-	5.25	-
D	0.30	0.35	0.40
E	-	1.10	1.20
E1	-	0.85	-
E2	0.20	0.25	0.30
Y	-	-	0.08

Notes.

1. Bump counts: 48(8row x 6column)
2. Bump pitch : (x,y)=(0.75 x 0.75)(typ.)
3. All tolerance are +/-0.050 unless otherwise specified.
4. Typ : Typical
5. Y is coplanarity: 0.08(Max)