

KS0063

80CH SEGMENT DRIVER FOR DOT MATRIX LCD

INTRODUCTION

The KS0063 is a LCD driver LSI which is fabricated by low power CMOS technology. Basically this LSI consists of 40x2 bit bidirectional shift register, 40x2 bit data latch and 40x2 bit LCD driver (refer to Fig 1). This LSI can be used segment driver.

FUNCTION


- Dot matrix LCD driver with 80 channel output.
- Input/Output signal
 - Output : 40_i2channel waveform for LCD driving
 - Input : - Serial display data and control pulse from the controller LSI.
 - Bias voltage ($V_1 - V_4$)

FEATURES

- Display driving bias ; static-1/5
- Power supply voltage ; $+5V \pm 10\%$
- Supply voltage for display : $0 \sim -5V(V_{EE})$
- interface

driver (cascade connection)	controller
KS0065B, Other KS0063	KS0066/U

- CMOS Process
- 100QFP and bare chip available



BLOCK DIAGRAM




Fig. 1. KS0063 functional block diagram

KS0063

80CH SEGMENT DRIVER FOR DOT MATRIX LCD

PIN CONFIGURATION




Fig. 2.100QFP Top View

PIN DESCRIPTION

PIN (NO.)	INPUT OUTPUT	NAME	DESCRIPTION	INTERFACE									
V _{DD} (42)	Power	Operating Voltage	For logical circuit (+5V±10%)	Power Supply									
V _{SS} (GND)(36)			0V (GND)										
V _{EE} (31)		Negative Supply Voltage	For LCD driver circuit (- 5V)										
V1, V2 (32,33)	Input	LCD driver output voltage level	Bias voltage level for LCD drive (Select level)	Power									
V3, V4 (34,35)	Input		Bias voltage level for LCD drive (Nonselect level)										
S1 - S40	Output	LCD driver	LCD driver output	LCD									
SHL1(38)	Input	Part 1 Data Interface	Selection of the shift direction of shift register <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>SHL1</th> <th>DL1</th> <th>DR1</th> </tr> </thead> <tbody> <tr> <td>V_{DD}</td> <td>OUT</td> <td>IN</td> </tr> <tr> <td>V_{SS}</td> <td>IN</td> <td>OUT</td> </tr> </tbody> </table>	SHL1	DL1	DR1	V _{DD}	OUT	IN	V _{SS}	IN	OUT	V _{DD} or V _{SS}
SHL1	DL1		DR1										
V _{DD}	OUT	IN											
V _{SS}	IN	OUT											
DL1, DR1 (44,45)	Input Output	Data Input/output of shift register (part 1)	Controller or KS0063										
S41 - S80	Output	LCD driver	LCD driver output	LCD									
SHL2 (39)	Input	Part 2 Data Interface	Selection of the shift direction of shift register <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>SHL2</th> <th>DL2</th> <th>DR2</th> </tr> </thead> <tbody> <tr> <td>V_{DD}</td> <td>OUT</td> <td>IN</td> </tr> <tr> <td>V_{SS}</td> <td>IN</td> <td>OUT</td> </tr> </tbody> </table>	SHL2	DL2	DR2	V _{DD}	OUT	IN	V _{SS}	IN	OUT	V _{DD} or V _{SS}
SHL2	DL2		DR2										
V _{DD}	OUT	IN											
V _{SS}	IN	OUT											
DL2, DR2 (46,47)	Input Output	Data Input/output of shift register (part 2)	Controller or KS0063										
M(48)	Input	Alternated signal for LCD driver output	The alternating signal to convert LCD drive waveform to AC	Controller									
CL1, CL2 (37,43)	Input	Data shift/latch clock	CL1 : Data latch clock CL2 : Data shift clock										
NC (40, 41, 49, 50)			No connection	NC									



MAXIMUM ABSOLUTE LIMIT($T_a=25^{\circ}\text{C}$)

Characteristic	Symbol	Value	Unit
Operating Voltage	V_{DD}	-0.3~+7.0	V
Driver Supply Voltage	V_{LCD}	$V_{DD}-13.5\sim V_{DD}+0.3$	V
Input Voltage 1	V_{IN1}	-0.3~ $V_{DD}+0.3$	V
Input Voltage 2 ($V_1\sim V_4$)	V_{IN2}	$V_{DD}+0.3\sim V_{EE}-0.3$	V
Operating Temperature	T_{OPR}	-20~+75	$^{\circ}\text{C}$
Storage Temperature	T_{STG}	-55~+125	$^{\circ}\text{C}$

* Voltage greater than above may damage to the circuit

* V_{EE} : connect a protection resistor (220 k Ω \pm 5%)

ELECTRICAL CHARACTERISTICS**DC CHARACTERISTICS**($V_{DD}=+5V\pm 10\%$, $V_{EE}=-5\pm 10\%$, $V_{SS}=0V$, $T_a=-20\sim +75^{\circ}\text{C}$)

Characteristic	Symbol	Test condition	Min	Max	Unit	Applicable pin
Operating Current	I_{DD}	$f_{CL2} = 400\text{KHz}$	-	1	mA	V_{DD} , V_{EE}
Supply Current	I_{EE}	$f_{CL1} = 1\text{KHz}$	-	10	μS	
Input High Voltage	V_{IH}	-	0.7 V_{DD}	V_{DD}	V	CL1, CL2, DL1, DL2, DR1, DR2, SHL1, SHL2, M
Input Low Voltage	V_{IL}		0	0.3 V_{DD}		
Input Leakage Current	I_{LKG}	$V_{IN} = 0 \sim V_{DD}$	-5	5	μS	
Output High Voltage	V_{OH}	$I_{OH} = -0.4\text{mA}$	$V_{DD}-0.4$	-	V	
Output Low Voltage	V_{OL}	$I_{OL} = +0.4\text{mA}$	-	0.4		
Voltage Descending	V_{D1}	$I_{ON} = 0.1\text{mA}$ for one of $S_1 - S_{80}$	-	1.1	μS	DL1, DL2, DR1, DR2 $V(V_1\sim V_4)\text{-S}(S_1\sim S_{80})$
	V_{D2}	$I_{ON} = 0.05\text{mA}$ for each $S_1 - S_{80}$	-	1.5		
Leakage Current	I_V	$V_{IN} = V_{DD} \sim V_{EE}$ (Output $S_1 \sim S_{80}$; floating)	-10	10	μS	$V_1 - V_4$

AC CHARACTERISTICS($V_{DD}=+5V\pm 10\%$, $V_{EE}=-5V\pm 10\%$, $V_{SS}=0V$, $T_a=-20\sim +75^{\circ}\text{C}$)

Characteristic	Symbol	Test condition	Min	Max	Unit	Applicable pin
Data Shift Frequency	f_{CL}	-	-	400	KHz	CL2
Clock High Level Width	t_{WCKH}	-	800	-	ns	CL1, CL2
Clock Low Level Width	t_{WCKL}	-	800	-		CL2
Clock Set-up Time	t_{SL}	from CL2 to CL1	500	-		CL1, CL2
	t_{LS}	from CL1 to CL2	500	-		
Clock Rise/Fall Time	t_R/t_F	-	-	200		
Data Set-up Time	t_{SU}	-	300	-		DL1, DL2, DR1, DR2
Data Hold Time	t_{DH}	-	300	-		DL1, DL2, DR1, DR2
Data Delay Time	t_D	$C_L = 15\text{pF}$	-	500		DL1, DL2, DR1, DR2

TIMING CHARACTERISTICS





Fig 3.AC characteristics


KS0063

80CH SEGMENT DRIVER FOR DOT MATRIX LCD

LCD OUTPUT WAVEFORMS



APPLICATION CIRCUIT



PAD LOCATION


UNIT (μm)

PAD NUMBER	PAD NAME	COORDINATE		PAD NUMBER	PAD NAME	COORDINATE		PAD NUMBER	PAD NAME	COORDINATE	
		X	Y			X	Y			X	Y
1	S42	-2247.5	-1472.5	33	S74	2247.5	-1007.5	65	S15	-232.5	1472.5
2	S43	-2092.5	-1472.5	34	S75	2247.5	-852.5	66	S14	-387.5	1472.5
3	S44	-1937.5	-1472.5	35	S76	2247.5	-697.5	67	S13	-542.5	1472.5
4	S45	-1782.5	-1472.5	36	S77	2247.5	-542.5	68	S12	-697.5	1472.5
5	S46	-1627.5	-1472.5	37	S78	2247.5	-387.5	69	S11	-852.5	1472.5
6	S47	1472.5	1472.5	38	S79	2247.5	232.5	70	S10	1007.5	1472.5
7	S48	-1317.5	-1472.5	39	S80	2247.5	-77.5	71	S9	-1162.5	1472.5
8	S49	-1162.5	-1472.5	40	S40	2247.5	77.5	72	S8	-1317.5	1472.5
9	S50	-1007.5	-1472.5	41	S39	2247.5	232.5	73	S7	-1472.5	1472.5
10	S51	-852.5	-1472.5	42	S38	2247.5	387.5	74	S6	-1627.5	1472.5
11	S52	-697.5	-1472.5	43	S37	2247.5	542.5	75	S5	-1782.5	1472.5
12	S53	-542.5	-1472.5	44	S36	2247.5	697.5	76	S4	-1937.5	1472.5
13	S54	-387.5	-1472.5	45	S35	2247.5	852.5	77	S3	-2092.5	1472.5
14	S55	-232.5	-1472.5	46	S34	2247.5	1007.5	78	S2	-2247.5	1472.5
15	S56	-77.5	-1472.5	47	S33	2247.5	1162.5	79	S1	-2247.5	1317.5
16	S67	77.5	1472.5	48	S32	2247.5	1317.5	80	VEE	2247.5	1162.5
17	S58	232.5	-1472.5	49	S31	2247.5	1472.5	81	V1	-2247.5	1007.5
18	S59	387.5	-1472.5	50	S30	2092.5	1472.5	82	V2	-2247.5	852.5
19	S60	542.5	-1472.5	51	S29	1937.5	1472.5	83	V3	-2247.5	697.5
20	S61	697.5	-1472.5	52	S28	1782.5	1472.5	84	V4	-2247.5	542.5
21	S62	852.5	-1472.5	53	S27	1627.5	1472.5	85	GND	-2247.5	387.5
22	S63	1007.5	-1472.5	54	S26	1472.5	1472.5	86	CL1	-2247.5	232.5
23	S64	1162.5	-1472.5	55	S25	1317.5	1472.5	87	SHL1	-2247.5	77.5
24	S65	1317.5	-1472.5	56	S24	1162.5	1472.5	88	SHL2	-2247.5	-77.5
25	S66	1472.5	-1472.5	57	S23	1007.5	1472.5	89	VDD	-2247.5	-232.5
26	S67	1627.5	1472.5	58	S22	852.5	1472.5	90	CL2	2247.5	387.5
27	S68	1782.5	-1472.5	59	S21	697.5	1472.5	91	DL1	-2247.5	-542.5
28	S69	1937.5	-1472.5	60	S20	542.5	1472.5	92	DR1	-2247.5	-697.5
29	S70	2092.5	-1472.5	61	S19	387.5	1472.5	93	DL2	-2247.5	-852.5
30	S71	2247.5	-1472.5	62	S18	232.5	1472.5	94	DR2	-2247.5	-1007.5
31	S72	2247.5	-1317.5	63	S17	77.5	1472.5	95	M	-2247.5	-1162.5
32	S73	2247.5	-1162.5	64	S16	-77.5	1472.5	96	S41	-2247.5	-1317.5

KS0063

80CH SEGMENT DRIVER FOR DOT MATRIX LCD

PAD DIAGRAM



* There is mark of KS0063A on the center in chip.