

15 ELECTRICAL DATA

www.datasheet4u.com

In this section, preliminary information on KS57C2408 electrical characteristics is presented as tables and graphics. This information is arranged in the following order:

Standard Electrical Characteristics

- Absolute maximum ratings
- D.C. electrical characteristics
- A.C. electrical characteristics
- I/O capacitance
- A/D converter
- Operating voltage range

Oscillation Characteristics

- Main system clock oscillator frequencies
- Main system clock stabilization times
- Subsystem clock oscillator frequencies
- Subsystem clock stabilization times

Stop Mode Characteristics and Timing Waveforms

- RAM data retention supply voltage in stop mode
- Stop mode release timing when initiated by RESET
- Stop mode release timing when initiated by an interrupt request

Miscellaneous Timing Waveforms

- Clock timing measurement at X_{in}
- Clock timing measurement at XT_{in}
- TCL timing
- Input timing for RESET
- Input timing for external interrupts and quasi-interrupts
- Serial data transfer timing

D.C. Characteristic Curves

- I_{DD1}, I_{DD2} vs. V_{DD}
- I_{DD3} vs. V_{DD}
- I_{DD4} vs. V_{DD}
- I_{DD5} vs. V_{DD}
- I_{OH} vs. V_{OH}
- I_{OL} vs. V_{OL}
- I_{DD1} vs. Frequency
- I_{DD1} vs. Frequency ($V_{DD} = 5.5$ V)
- I_{DD2} vs. Frequency
- Frequency vs. V_{DD}
- Frequency vs. Resistor

Table 15-1. Absolute Maximum Ratings

(TA = 25 °C)

Parameter	Symbol	Conditions	Rating	Units
Supply voltage	VDD		-0.3 to +7.0	V
Input voltage	VI1	Applies to I/O ports 4 and 5 only. Pull-up resistors are individually assignable to pins at ports 4 and 5, or they can remain open-drain.	-0.3 to VDD + 0.3 (with pull-up resistor) -0.3 to +9.0 (open-drain)	V
	VI2	All I/O ports except 4 and 5	-0.3 to VDD + 0.3	
Output voltage	VO		-0.3 to VDD + 0.3	V
Output current high	IOH	One I/O port active	-15	mA
		All I/O ports active	-30	
Output current low	IOL	One I/O port active	+30 (peak value)	mA
			+15 *	
		Total value for ports 0, 2, 3, and 5	+100 (peak value)	
			+60 *	
		Total value for ports 4, 6, and 7	+100	
Operating temperature	TA		-40 to +85	°C
Storage temperature	TSTG		-65 to +150	°C

* The values for output current low (IOL) are calculated as Peak Value × $\sqrt{\text{Duty}}$

Table 15-2. D.C. Electrical Characteristics

(TA = -40 °C to +85 °C, VDD = 2.7 V to 6.0 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Units		
Input high voltage	VIH1	All input pins except those specified below for VIH2–VIH4	0.7 VDD		VDD	V		
	VIH2	Ports 0–2, 6, 7, 9, and 10	0.8 VDD		VDD			
	RESET		0.85 VDD		VDD			
	VIH3	Ports 4 and 5 with pull-up resistors assigned	0.7 VDD		9			
	Ports 4 and 5 open-drain		0.7 VDD		VDD			
Input low voltage	UIL1	Ports 3, 4, 5			0.3 VDD	V		
	UIL2	Ports 0, 1, 2, 6, 7, 9, and 10			0.2 VDD			
	RESET				0.15 VDD			
	UIL3	Xin, Xout, and XTin			0.4			

Table 15–2. D.C. Electrical Characteristics (Continued)

(TA = -40 °C to +85 °C, VDD = 2.7 V to 6.0 V)

Parameter www.datasheet4u.com	Symbol	Conditions	Min	Typ	Max	Units
Output high voltage	VOH1	VDD = 4.5 V to 6.0 V IOH = -1 mA Ports 0, 2, 3, 6, 7, and BIAS	VDD - 1.0			V
		IOH = -100 µA	VDD - 0.5			
	VOH2	VDD = 4.5 V to 6.0 V IOH = -100 µA; port 8 only	VDD - 2.0			
Output low voltage	VOL1	IOH = -30 µA	VDD - 1.0			
		VDD = 4.5 V to 6.0 V IOL = 15 mA Ports 4 and 5 only		0.4	2	V
		IOL = 1.6 mA Ports 0, 2, 3, 6, and 7 only			0.4	
	VOL2	IOL = 400 µA Ports 0, 2, 3, 6, and 7 only			0.2	
		VDD = 4.5 V to 6.0 V IOL = 100 µA; port 8 only			1	
Input high leakage current	IЛИH1	Vin = VDD All input pins except ports 4 and 5, Xin, Xout, and XTin			3	µA
	IЛИH2	Vin = VDD Xin, Xout, XTin, and RESET only			20	
	IЛИH3	Vin = 9 V Ports 4 and 5 are open-drain			20	
Input low leakage current	IЛИL1	Vin = 0 V All input pins except Xin, Xout, and XTin			-3	µA
	IЛИL2	Vin = 0 V Xin, Xout, XTin, and RESET only			-20	
Output high leakage current	ILOH1	Vout = VDD All output pins except for port 4 and port 5			3	µA
	ILOH2	Ports 4 and 5 are open-drain Vout = 9 V			20	
Output low leakage current	ILOL	Vout = 0 V			-3	µA

Table 15-3. A.C. Electrical Characteristics

(TA = -40 °C to +85 °C, V_{DD} = 2.7 V to 6.0 V)

Parameter www.datasheet4u.com	Symbol	Conditions	Min	Typ	Max	Units
Instruction cycle time (1)	t _{CY}	V _{DD} = 4.5 V to 6.0 V	0.95		64	μs
		V _{DD} = 2.7 V to 4.5 V	3.8		64	
		With subsystem clock (f _{xt})	114	122	125	
TCL0, TCL1 input frequency	f _{Tl0} , f _{Tl1}	V _{DD} = 4.5 V to 6.0 V	0		1	MHz
		V _{DD} = 2.7 V to 4.5 V			275	kHz
TCL0, TCL1 input high, low width	t _{TIH0} , t _{TILO} t _{TIH1} , t _{TILO1}	V _{DD} = 4.5 V to 6.0 V	0.48			μs
		V _{DD} = 2.7 V to 4.5 V	1.8			
SCK cycle time	t _{KCY}	V _{DD} = 4.5 V to 6.0 V External SCK source	800			ns
		Internal SCK source	950			
		V _{DD} = 2.7 V to 4.5 V External SCK source	3200			
		Internal SCK source	3800			
SCK high, low width	t _{KH} , t _{KL}	V _{DD} = 4.5 V to 6.0 V External SCK source	400			ns
		Internal SCK source	t _{KCY} /2 - 50			
		V _{DD} = 2.7 V to 4.5 V External SCK source	1600			
		Internal SCK source	t _{KCY} /2 - 150			
SI setup time to SCK high	t _{SIK}	External SCK source	100			ns
		Internal SCK source	150			
SI hold time to SCK high	t _{KSI}	External SCK source	400			ns
		Internal SCK source	400			
Output delay for SCK to SO	t _{KSO}	V _{DD} = 4.5 V to 6.0 V External SCK source			300	ns
		Internal SCK source			250	
		V _{DD} = 2.7 V to 4.5 V External SCK source			1000	
		Internal SCK source			1000	

Table 15-3. A.C. Electrical Characteristics

(TA = -40 °C to +85 °C, V_{DD} = 2.7 V to 6.0 V)

Parameter www.datasheet4u.com	Symbol	Conditions	Min	Typ	Max	Units
Instruction cycle time (1)	t _{CY}	V _{DD} = 4.5 V to 6.0 V	0.95		64	μs
		V _{DD} = 2.7 V to 4.5 V	3.8		64	
		With subsystem clock (f _{xt})	114	122	125	
TCL0, TCL1 input frequency	f _{Tl0} , f _{Tl1}	V _{DD} = 4.5 V to 6.0 V	0		1	MHz
		V _{DD} = 2.7 V to 4.5 V			275	kHz
TCL0, TCL1 input high, low width	t _{TIH0} , t _{TILO} t _{TIH1} , t _{TILO1}	V _{DD} = 4.5 V to 6.0 V	0.48			μs
		V _{DD} = 2.7 V to 4.5 V	1.8			
SCK cycle time	t _{KCY}	V _{DD} = 4.5 V to 6.0 V External SCK source	800			ns
		Internal SCK source	950			
		V _{DD} = 2.7 V to 4.5 V External SCK source	3200			
		Internal SCK source	3800			
SCK high, low width	t _{KH} , t _{KL}	V _{DD} = 4.5 V to 6.0 V External SCK source	400			ns
		Internal SCK source	t _{KCY} /2 - 50			
		V _{DD} = 2.7 V to 4.5 V External SCK source	1600			
		Internal SCK source	t _{KCY} /2 - 150			
SI setup time to SCK high	t _{SIK}	External SCK source	100			ns
		Internal SCK source	150			
SI hold time to SCK high	t _{KSI}	External SCK source	400			ns
		Internal SCK source	400			
Output delay for SCK to SO	t _{KSO}	V _{DD} = 4.5 V to 6.0 V External SCK source			300	ns
		Internal SCK source			250	
		V _{DD} = 2.7 V to 4.5 V External SCK source			1000	
		Internal SCK source			1000	

Table 15-3. A.C. Electrical Characteristics (Continued)

(TA = -40 °C to +85 °C, VDD = 2.7 V to 6.0 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Interrupt input high, low width	tINTH, tINTL	INT0	(2)			μs
		INT1, INT2, INT4, KS0-KS7	10			
RESET input low width	tRSL	Input	10			μs

NOTES:

- Unless otherwise specified, instruction cycle time condition values assume a main system clock (fx) source.
- Minimum value for INT0 is based on a clock of 2tCY or 128/fx as assigned by the IMOD0 register setting.


Figure 15-1. A.C. Timing Measurement Points (Except for X_{in} and XT_{in})

Table 15-4. Input/Output Capacitance

(TA = 25 °C, VDD = 0 V)

Parameter	Symbol	Condition	Min	Typ	Max	Units
Input capacitance	C _{IN}	f = 1 MHz; unmeasured pins are returned to VSS	—	—	15	pF
Output capacitance	C _{OUT}		—	—	15	pF
I/O capacitance	C _{IO}		—	—	15	pF

Table 15–5. A/D Converter Electrical Characteristics

(TA = -10 °C to +70 °C, VDD = 3.5 V to 6.0 V, VSS = AVSS = 0 V)

Parameter www.datasheet4u.com	Symbol	Condition	Min	Typ	Max	Units
Resolution			8	8	8	bit
Absolute accuracy (1)		2.5 V < AVREF < VDD			± 1.5	LSB
Conversion time (2)	tCON				100/fx (3)	μs
Analog input voltage	VIAN		AVSS		AVREF	V
Analog input impedance	RAN			1000		MΩ

NOTES:

1. Absolute accuracy does not include the quantization error (± 1/2 LSB).
2. Conversion time is the time required from the moment a conversion operation starts until it ends (EOC = 0).
3. 'fx' is the abbreviation for main system clock.


**Figure 15–2. Standard Operating Voltage Range**

Table 15-6. Main System Clock Oscillator Frequencies

(TA = -40 °C + 85 °C, VDD = 2.7 V to 6.0 V)

Oscillator Type	Clock	Conditions	Min	Typ	Max	Unit
Ceramic	fx		0.4		4.5	MHz
Crystal	fx		0.4	4.19	4.5	MHz
Resistor-capacitor (RC)	fx	R = 20 K, VDD = 5 V		4.0		MHz
	fx	R = 100 K, VDD = 3 V		1.0		MHz
External clock	Xin input		0.4		4.5	MHz

NOTE: 'fx' is the main system clock.

Table 15-7. Main System Clock Oscillation Stabilization Times

(TA = -40 °C + 85 °C, VDD = 2.7 V to 6.0 V)

Oscillator Type	Conditions	Min	Typ	Max	Unit
Ceramic	Stabilization occurs when VDD is equal to the minimum oscillator voltage range.	—	—	4	ms
	VDD = 4.5 V to 6.0 V	—	—	10	ms
	VDD = 2.7 V to 4.5 V	—	—	30	ms
External clock	Xin input high and low level width (tXH, tXL)	100	—	—	ns

NOTE: Oscillation stabilization time is the time required for the main system clock to return to normal oscillation frequency after a power-on occurs, or when stop mode is terminated.

Table 15–8. Subsystem Clock Oscillator Frequencies

(TA = -40 °C + 85 °C, VDD = 2.7 V to 6.0 V)

Oscillator Type	Clock	Conditions	Min	Typ	Max	Unit
Crystal	fxt	—	32	32.768	35	kHz
External clock	XT _{in} input (fxt)	—	32	—	100	kHz

NOTE: 'fxt' is the subsystem clock

Table 15–9. Subsystem Clock Oscillation Stabilization Time

(TA = -40 °C + 85 °C, VDD = 2.7 V to 6.0 V)

Oscillator Type	Conditions	Min	Typ	Max	Unit
Crystal	V _{DD} = 4.5 V to 6.0 V	—	1.0	2	s
	V _{DD} = 2.7 V to 4.5 V	—	—	10	s
External clock	XT _{in} input high and low level width (t _{XTH} , t _{XTL})	5	—	15	μs

NOTE: Oscillation stabilization time is the time required for the subsystem clock to return to normal oscillation frequency after a power-on occurs.

Table 15–10. RAM Data Retention Supply Voltage In Stop Mode


(TA = -40 °C to + 85 °C)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Data retention supply voltage	V _{DDDR}	Normal operation	2.0	—	7.0	V
Data retention supply current	I _{DDDR}	V _{DDDR} = 2.0 V	—	0.1	10	μA
Release signal set time	t _{SREL}	Normal operation	0	—	—	μs
Oscillator stabilization wait time (Note 1)	t _{WAIT}	Released by <u>RESET</u>	—	2 ¹⁷ / f _x	—	ms
		Released by interrupt	—	(Note 2)	—	ms



NOTES:

1. During oscillator stabilization wait time, all CPU operations must be stopped to avoid instability during oscillator start-up.
2. Use the basic timer mode register (BMOD) interval timer to delay execution of CPU instructions during the wait time.




www.datasheet4u.com

Figure 15–5. Clock Timing Measurement at X_{in}

2

Figure 15–6. Clock Timing Measurement at XT_{in} Figure 15–7. TCL Timing

www.datasheet4u.com

Figure 15–5. Clock Timing Measurement at X_{in} Figure 15–6. Clock Timing Measurement at X_{Tin} Figure 15–7. TCL Timing

www.datasheet4u.com




Figure 15–8. Input Timing for RESET Signal




Figure 15–9. Input Timing for External Interrupts and Quasi-Interrupts

www.datasheet4u.com




Figure 15–10. Serial Data Transfer Timing

D.C. CHARACTERISTIC CURVES

NOTE

The characteristic values shown in the following graphs are based on actual test measurements.
They do not, however, represent guaranteed operating values.




Figure 15–11. $\text{IDD}_1, \text{IDD}_2$ vs. V_{DD}




Figure 15–12. IDD_3 vs. V_{DD}




Figure 15–13. IDD_4 vs. V_{DD}










Figure 15–14. IDD_5 vs. V_{DD}

Figure 15–17. I_{dd1} vs. Frequency (f_x)

Figure 15–17. I_{DD1} vs. Frequency (f_x)

Figure 15–19. I_{DD2} vs. Frequency (f_x)Figure 15–20. Frequency (f_x) vs. V_{DD}




Figure 15–21. Frequency (f_x) vs. Resistor