

**KS54AHCT 107**  
**KS74AHCT**

**Dual J-K Negative-Edge-Triggered Flip-Flops with Clear** T-46-07-07

**FEATURES**

- Function, pin-out, speed and drive compatibility with 54/74ALS logic family
- Low power consumption characteristic of CMOS
- High-Drive-Current outputs:  
 $I_{OL} = 8 \text{ mA} @ V_{OL} = 0.5\text{V}$
- Inputs and outputs interface directly with TTL, NMOS and CMOS devices
- Wide operating voltage range: 4.5V to 5.5V
- Characterized for operation over industrial and military temperature ranges:  
 KS74AHCT:  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$   
 KS54AHCT:  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
- Package options include plastic "small outline" packages, standard plastic and ceramic 300-mil DIPs


**DESCRIPTION**

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the CLR input resets the outputs regardless of the levels of the other inputs. When CLR is inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

These devices provide speeds and drive capability equivalent to their ALSTTL counterparts and yet maintain CMOS power levels. The input and output voltage levels allow direct interface with TTL, NMOS and CMOS devices without any external components.

All inputs and outputs are protected from damage due to static discharge by internal diode clamps to Vcc and ground.


**PIN CONFIGURATION**



**FUNCTION TABLE**

Inputs				Outputs	
CLR	CLK	J	K	Q	Q̄
L	X	X	X	L	H
H	↓	L	L	Q <sub>0</sub>	Q̄ <sub>0</sub>
H	↓	H	L	H	L
H	↓	L	H	L	H
H	↓	H	H	TOGGLE	
H	H	X	X	Q <sub>0</sub>	Q̄ <sub>0</sub>

**LOGIC DIAGRAM**



www.DataSheet4U.com

**KS54AHCT 107**  
**KS74AHCT**

**Dual J-K Negative-Edge-Triggered Flip-Flops with Clear**

T-46-07-07

**Absolute Maximum Ratings\***

Supply Voltage Range  $V_{CC}$  ..... -0.5V to +7V  
 DC Input Diode Current,  $I_{IK}$   
 ( $V_I < -0.5V$  or  $V_I > V_{CC} + 0.5V$ ) .....  $\pm 20$  mA  
 DC Output Diode Current,  $I_{OK}$   
 ( $V_O < -0.5V$  or  $V_O > V_{CC} + 0.5V$ ) .....  $\pm 20$  mA  
 Continuous Output Current Per Pin,  $I_O$   
 ( $-0.5V < V_O < V_{CC} + 0.5V$ ) .....  $\pm 35$  mA  
 Continuous Current Through  
 $V_{CC}$  or GND pins .....  $\pm 125$  mA  
 Storage Temperature Range,  $T_{stg}$  ... -65°C to +150°C  
 Power Dissipation Per Package,  $P_d$  ..... 500 mW

\* Absolute Maximum Ratings are those values beyond which permanent damage to the device may occur. These are stress ratings only and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.

† Power Dissipation temperature derating:  
 Plastic Package (N): -12mW/°C from 65°C to 85°C  
 Ceramic Package (J): -12mW/°C from 100°C to 125°C

**Recommended Operating Conditions**

Supply Voltage,  $V_{CC}$  ..... 4.5V to 5.5V  
 DC Input & Output Voltages\*,  $V_{IN}$ ;  $V_{OUT}$  .. 0V to  $V_{CC}$   
 Operating Temperature  
 Range KS74AHCT: -40°C to +85°C  
 KS54AHCT: -55°C to +125°C  
 Input Rise & Fall Times,  $t_r$ ,  $t_f$  ..... Max 500 ns  
 \* Unused inputs must always be tied to an appropriate logic voltage level (either  $V_{CC}$  or GND)

**DC ELECTRICAL CHARACTERISTICS** ( $V_{CC}=5V \pm 10\%$  Unless Otherwise Specified)

Characteristic	Symbol	Test Conditions	$T_a = 25^\circ C$		KS74AHCT $T_a = -40^\circ C$ to $+85^\circ C$		KS54AHCT $T_a = -55^\circ C$ to $+125^\circ C$		Unit
			Typ	Guaranteed Limits					
Minimum High-Level Input Voltage	$V_{IH}$			2.0	2.0	2.0	2.0		V
Maximum Low-Level Input Voltage	$V_{IL}$			0.8	0.8	0.8	0.8		V
Minimum High-Level Output Voltage	$V_{OH}$	$V_{IN}=V_{IH}$ or $V_{IL}$ $I_O=-20\mu A$ $I_O=-4mA$	$V_{CC}$ 4.2	$V_{CC}-0.1$ 3.98	$V_{CC}-0.1$ 3.84	$V_{CC}-0.1$ 3.7			V
Maximum Low-Level Output Voltage	$V_{OL}$	$V_{IN}=V_{IH}$ or $V_{IL}$ $I_O=20\mu A$ $I_O=4mA$ $I_O=8mA$	0	0.1 0.26 0.39	0.1 0.33 0.5	0.1 0.4			V
Maximum Input Current	$I_{IN}$	$V_{IN}=V_{CC}$ or GND		$\pm 0.1$	$\pm 1.0$	$\pm 1.0$			$\mu A$
Maximum Quiescent Supply Current	$I_{CC}$	$V_{IN}=V_{CC}$ or GND $I_{OUT}=0\mu A$		4.0	40.0	80.0			$\mu A$
Additional Worst Case Supply Current	$\Delta I_{CC}$	per input pin $V_I=2.4V$ other inputs: at $V_{CC}$ or GND $I_{OUT}=0\mu A$		2.7	2.9	3.0			mA

KS54AHCT 107  
KS74AHCTDual J-K Negative-Edge-Triggered  
Flip-Flops with Clear

T-46-07-07

AC ELECTRICAL CHARACTERISTICS (Input  $t_r$ ,  $t_f \leq 2$  ns, AHCT107)

Characteristic	Symbol	Conditions†	T <sub>a</sub> = 25°C	KS74AHCT		KS54AHCT		Unit
			V <sub>CC</sub> = 5.0V	T <sub>a</sub> = -40°C to +85°C	T <sub>a</sub> = -55°C to +125°C	V <sub>CC</sub> = 5.0V ± 10%		
			Typ	Min	Max	Min	Max	
Maximum Clock Frequency	f <sub>max</sub>		45	30		25		MHz
Propagation Delay, CLK to Q or $\bar{Q}$	t <sub>PLH</sub>	C <sub>L</sub> = 50pF	10		17		20	ns
	t <sub>PHL</sub>		10		17		20	
Propagation Delay, CLR to Q or $\bar{Q}$	t <sub>PLH</sub>		10		17		20	ns
	t <sub>PHL</sub>		10		17		20	
Setup Time before CLK↓	J or K	t <sub>su</sub>	10	17		20		ns
	CLR Inactive		10	17		20		
Hold Time, J or K after CLK↓	t <sub>h</sub>		-3	0		0		ns
Pulse Width	CLK High or Low	t <sub>w</sub>	8	13		15		ns
	CLR Low		8	13		15		
Input Capacitance	C <sub>IN</sub>		5					pF
Power Dissipation Capacitance*	C <sub>PD</sub>	(per flip-flop)	40					pF





\* C<sub>PD</sub> determines the no-load dynamic power dissipation: P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup> f + I<sub>CC</sub> V<sub>CC</sub>.

† For AC switching test circuits and timing waveforms see section 2.

**PACKAGE DIMENSIONS**

T-90-20

**1. PLASTIC PACKAGES**







7



**PACKAGE DIMENSIONS**

T-90-20



**PACKAGE DIMENSIONS**

T-90-20

**2. CERAMIC PACKAGES**

**14-Pin Ceramic DIP Units: mm**

Dim	Millimeters	
	Min	Max
A	—	5.08
B	0.38	0.58
B <sub>1</sub>	1.40	1.78
C	0.20	0.38
D	18.16	19.58
E	8.10	7.49
E <sub>1</sub>	7.62	10.03
F	2.54	
L	3.18	4.19
Q	0.51	1.02
S	1.91	2.29

**16-Pin Ceramic DIP Units: mm**

Dim	Millimeters	
	Min	Max
A	—	5.08
B	0.38	0.58
B <sub>1</sub>	1.40	1.78
C	0.20	0.38
D	19.05	19.94
E	8.10	7.49
E <sub>1</sub>	7.62	10.03
F	2.54	
L	3.18	4.19
Q	0.51	1.02
S	0.51	1.14

**20-Pin Ceramic DIP Units: mm**

Dim	Millimeters	
	Min	Max
A	4.06	5.08
B	0.38	0.53
B <sub>1</sub>	1.14	1.52
C	0.20	0.38
D	25.78	26.93
E	8.10	8.60
E <sub>1</sub>	7.77	7.88
F	2.54	
L	3.73	4.01
Q	0.38	0.89
S	0.51	1.14

**24-Pin Ceramic DIP Units: mm**

Dim	Millimeters	
	Min	Max
A	4.06	5.08
B	0.38	0.53
B <sub>1</sub>	1.14	1.52
C	0.20	0.38
D	31.50	32.84
E	7.24	7.75
E <sub>1</sub>	7.77	7.98
F	2.54	
L	3.73	4.01
Q	0.508	1.778
S	1.85	1.93

7