

KS54AHCT 139
KS74AHCT

Dual 1-of-4 Decoders/Demultiplexers

FEATURES

- Designed specifically for high-speed memory decoders and data transmission systems
- Incorporates 2 enable inputs to simplify cascading and/or data reception
- Function, pin-out, speed and drive compatibility with 54/74ALS logic family
- Low power consumption characteristic of CMOS
- High-Drive-Current outputs:
 $I_{OL} = 8 \text{ mA} @ V_{OL} = 0.5V$
- Inputs and outputs interface directly with TTL, NMOS and CMOS devices
- Wide operating voltage range: 4.5V to 5.5V
- Characterized for operation over industrial and military temperature ranges:
KS74AHCT: -40°C to $+85^{\circ}\text{C}$
KS54AHCT: -55°C to $+125^{\circ}\text{C}$
- Package options include plastic "small outline" packages, standard plastic and ceramic 300-mil DIPs



DESCRIPTION

These devices are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When used with high-speed memories utilizing a fast-enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory, this means that the effective system delay introduced by the decoder is negligible.

The '139 consists of two individual two-line to four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications.

These devices provide speeds and drive capability equivalent to their ALSTTL counterparts and yet maintain CMOS power levels. The input and output voltage levels allow direct interface with TTL, NMOS and CMOS devices without any external components.

All inputs and outputs are protected from damage due to static discharge by internal diode clamps to Vcc and ground.

PIN CONFIGURATION**LOGIC DIAGRAM****FUNCTION TABLE**

Inputs		Outputs			
Enable G	Select B A	Y0	Y1	Y2	Y3
H	X X	H	H	H	H
L	L L	L	H	H	H
L	L H	H	L	H	H
L	H L	H	H	L	H
L	H H	H	H	H	L



SAMSUNG SEMICONDUCTOR

KS54AHCT 139
KS74AHCT

Dual 1-of-4 Decoders/Demultiplexers

Absolute Maximum Ratings*

Supply Voltage Range V_{CC} , $-0.5V$ to $+7V$
 DC Input Diode Current, I_{IK}
 $(V_I < -0.5V \text{ or } V_I > V_{CC} + 0.5V)$ $\pm 20 \text{ mA}$
 DC Output Diode Current, I_{OK}
 $(V_O < -0.5V \text{ or } V_O > V_{CC} + 0.5V)$ $\pm 20 \text{ mA}$
 Continuous Output Current Per Pin, I_O
 $(-0.5V < V_O < V_{CC} + 0.5V)$ $\pm 35 \text{ mA}$
 Continuous Current Through
 V_{CC} or GND pins $\pm 125 \text{ mA}$
 Storage Temperature Range, T_{STG} -65°C to $+150^\circ\text{C}$
 Power Dissipation Per Package, P_{DF} 500 mW

* Absolute Maximum Ratings are those values beyond which permanent damage to the device may occur. These are stress ratings only and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.

† Power Dissipation temperature derating:
 Plastic Package (N): $-12 \text{ mW}/^\circ\text{C}$ from 65°C to 85°C
 Ceramic Package (J): $-12 \text{ mW}/^\circ\text{C}$ from 100°C to 125°C

Recommended Operating Conditions

Supply Voltage, V_{CC} 4.5V to 5.5V
 DC Input & Output Voltages*, V_{IN}, V_{OUT} 0V to V_{CC}
 Operating Temperature Range
 KS74AHCT: -40°C to $+85^\circ\text{C}$
 KS54AHCT: -55°C to $+125^\circ\text{C}$
 Input Rise & Fall Times, t_r, t_f Max 500 ns
 * Unused inputs must always be tied to an appropriate logic voltage level (either V_{CC} or GND)

DC ELECTRICAL CHARACTERISTICS ($V_{CC}=5V \pm 10\%$ Unless Otherwise Specified)

Characteristic	Symbol	Test Conditions	Typ		Guaranteed Limits	Unit
			$T_a = 25^\circ\text{C}$	$T_a = -40^\circ\text{C}$ to $+85^\circ\text{C}$		
Minimum High-Level Input Voltage	V_{IH}			2.0	2.0	V
Maximum Low-Level Input Voltage	V_{IL}			0.8	0.8	V
Minimum High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL} $I_O=-20\mu\text{A}$ $I_O=-4\text{mA}$	V_{CC} 4.2	$V_{CC}-0.1$ 3.98	$V_{CC}-0.1$ 3.84	V
Maximum Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL} $I_O=20\mu\text{A}$ $I_O=4\text{mA}$ $I_O=8\text{mA}$	0	0.1 0.26 0.39	0.1 0.33 0.5	V
Maximum Input Current	I_{IN}	$V_{IN}=V_{CC}$ or GND		± 0.1	± 1.0	μA
Maximum Quiescent Supply Current	I_{CC}	$V_{IN}=V_{CC}$ or GND $I_{OUT}=0\mu\text{A}$		8.0	80.0	μA
Additional Worst Case Supply Current	ΔI_{CC}	per input pin $V_I=2.4V$ other inputs: at V_{CC} or GND $I_{OUT}=0\mu\text{A}$		2.7	2.9	mA



SAMSUNG SEMICONDUCTOR

KS54AHCT 139
KS74AHCT

Dual 1-of-4 Decoders/Demultiplexers

AC ELECTRICAL CHARACTERISTICS (Input t_r , $t_f \leq 2$ ns), AHCT139





Characteristic	Symbol	Conditions	$T_a = 25^\circ C$	KS74AHCT		KS54AHCT		Unit
			$V_{cc} = 5.0V$	$T_a = -40^\circ C$ to $+85^\circ C$	$V_{cc} = 5.0V \pm 10\%$	$T_a = -55^\circ C$ to $+125^\circ C$	$V_{cc} = 5.0V \pm 10\%$	
			Typ	Min	Max	Min	Max	
Propagation Delay, A or B to Y	t_{PLH}	$C_L = 50pF$	11		17		20	ns
	t_{PHL}		11		17		20	
Propagation Delay, \bar{G} to any Y	t_{PLH}	$C_L = 50pF$	11		18		21	ns
	t_{PHL}		11		18		21	
Input Capacitance	C_{IN}		5					pF
Power Dissipation Capacitance*	C_{PD}		50					pF

* C_{PD} determines the no-load dynamic power dissipation: $P_D = C_{PD} V_{cc}^2 f + I_{cc} V_{cc}$.

† For AC switching test circuits and timing waveforms see section 2.



SAMSUNG SEMICONDUCTOR

PACKAGE DIMENSIONST-90-20**1. PLASTIC PACKAGES**

7







SAMSUNG SEMICONDUCTOR





1675

A-04

781

PACKAGE DIMENSIONS**T-90-20****SAMSUNG SEMICONDUCTOR****1676****A-05**

782

PACKAGE DIMENSIONST-90-20**2. CERAMIC PACKAGES****14-Pin Ceramic DIP Units: mm****16-Pin Ceramic DIP Units: mm****20-Pin Ceramic DIP Units: mm****24-Pin Ceramic DIP Units: mm**

7



SAMSUNG SEMICONDUCTOR

1677

A-06

783