

1 PRODUCT OVERVIEW

KS88-SERIES MICROCONTROLLERS

Samsung's KS88 series of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU, a wide range of integrated peripherals and various mask-programmable ROM sizes. Important CPU features include:

- Efficient register-oriented architecture
- Selectable CPU clock sources
- Idle and Stop power-down mode release by interrupt
- Built-in basic timer with watchdog function

A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum six CPU clocks) can be assigned to specific interrupt levels.

KS88C01416/C01424 MICROCONTROLLER

The KS88C01416/C01424 single-chip CMOS microcontroller is fabricated using a highly advanced CMOS process, based on Samsung's newest CPU architecture.

The KS88C01416/C01424 is the microcontroller which has 16/24-Kbyte mask-programmable ROM. The KS88P01416/P01424 is the microcontroller which has 16/24-Kbyte one-time-programmable EPROM.

Using a proven modular design approach, Samsung engineers developed the KS88C01416/C01424 by integrating the following peripheral modules with the powerful SAM87 core:

- Four programmable I/O ports, including three 8-bit ports and one 2-bit port, for a total of 26 pins.

- Internal LVD circuit and twelve bit-programmable pins for external interrupts.
- One 8-bit basic timer for oscillation stabilization and watchdog functions (system reset).
- One 8-bit timer/counter and one 16-bit timer/counter with selectable operating modes.
- One 8-bit counter with auto-reload function and one-shot or repeat control.

The KS88C01416/C01424 is a versatile general-purpose microcontroller which is especially suitable for use as unified remote transmitter controller. It is currently available in a 32-pin SOP and SDIP package for KS88C01416 and KS88C01424. And available in 40 DIP package only for KS88C01424.

OTP

The KS88P01416/P01424 is an OTP (One Time Programmable) version of the KS88C01416/C01424 microcontroller. The KS88P01416/P01424 microcontroller has an on-chip 16/24-Kbyte one-time-programmable EPROM instead of a masked ROM. The KS88P01416/P01424 is comparable to the KS88C01416/C01424, both in function and in pin configuration.



FEATURES

CPU

- SAM87 CPU core

Memory

- 16-Kbyte internal program memory (ROM): KS88C01416
- 24-Kbyte internal program memory (ROM): KS88C01424
- 256-byte internal (RAM): 8000–80FFH
- Data memory: 317-byte internal register file

Instruction Set

- 78 instructions
- IDLE and STOP instructions added for power-down modes

Instruction Execution Time

- 750 ns at 8 MHz f_{OSC} (minimum)

Interrupts

- Six interrupt levels and 18 interrupt sources
- 15 vectors (14 sources have a dedicated vector address and four sources share a single vector)
- Fast interrupt processing feature (for one selected interrupt level)

I/O Ports

- Three 8-bit I/O ports (P0–P2) and one 2-bit port (P3) for a total of 26 bit-programmable pins
- Twelve input pins for external interrupts

Timers and Timer/Counters

- One programmable 8-bit basic timer (BT) for oscillation stabilization control or watchdog timer (software reset) function
- One 8-bit timer/counter (Timer 0) with three operating modes; Interval, Capture, and PWM
- One 16-bit timer/counter (Timer 1) with two operating modes; Interval and Capture

Carrier Frequency Generator

- One 8-bit counter with auto-reload function and one-shot or repeat control (Counter A)

Back-up mode

- When reset pin is low level or when V_{DD} is lower than V_{LVD} , the chip enters back-up mode to reduce current consumption.

Low Voltage Detect Circuit

- Low voltage detect for reset or back-up mode input.
- Low level detect voltage : 2.2 V (Typ) -100 mV/+ 200 mV

Operating Temperature Range

- -40°C to $+85^{\circ}\text{C}$

Operating Voltage Range

- 2.0 V to 5.5 V at 4 MHz f_{OSC}
- 2.1 V to 5.5 V at 8 MHz f_{OSC}

Package Type

- 32-pin SOP
- 32-pin SDIP
- 40-pin DIP

BLOCK DIAGRAM




Figure 1-1. Block Diagram

PIN ASSIGNMENTS




Figure 1-2. Pin Assignment (32-Pin SOP/SDIP Package)





Figure 1-3. Pin Assignment (40-Pin DIP Package)

Table 1-1. Pin Descriptions


Pin Names	Pin Type	Pin Description	Circuit Type	Pin No. (32-pin)	Pin No. (40-pin)	Shared Functions
P0.0–P0.7	I/O	I/O port with bit-programmable pins. Configurable to input or push-pull output mode. Pull-up resistors are assignable by software. Pins can be assigned individually as external interrupt inputs with noise filters, interrupt enable/disable, and interrupt pending control.	1	9–16	11–14, 17–20	INT0–INT4
P1.0–P1.7	I/O	I/O port with bit-programmable pins. Configurable to C-MOS input mode or output mode. Pin circuits are either push-pull or n-channel open-drain type. Pull-up resistors are assignable by software.	2	17–24	21–24, 27–30	–
P2.0–P2.3 P2.4–P2.7	I/O	General-purpose I/O port with bit-programmable pins. Configurable to C-MOS input mode, push-pull output mode, or n-channel open-drain output mode. Pull-up resistors are assignable by software. Lower nibble pins, P2.3–P2.0, can be assigned as external interrupt inputs with noise filters, interrupt enable/disable, and interrupt pending control.	3 4	5–8, 25–28	7–10, 31–34	INT5–INT8 –
P3.0 P3.1	I/O	2-bit I/O port with bit-programmable pins. Configurable to C-MOS input mode, push-pull output mode, or n-channel open-drain output mode. Pull-up resistors are assignable by software. The two port 3 pins have high current drive capability.	5	29 30	37 38	T0PWM/ T0CAP/ T1CAP/ REM/T0CK
X _{IN} , X _{OUT}	–	System clock input and output pins	–	2, 3	2, 3	–
RESET/ BACK-UP MODE	I	System reset signal input pin and back-up mode input pin. The pin circuit is a C-MOS input.	6	31	39	–
TEST	I	Test signal input pin (for factory use only; must be connected to V _{SS}).	–	4	4	–
V _{DD}	–	Power supply input pin	–	32	40	–
V _{SS}	–	Ground pin	–	1	1	–

PIN CIRCUITS



NOTE: To prevent and recover from abnormal stop status caused by battery bouncing, the KS88P01416 has a special logic $_SED$ and R circuit $_related$ to P0 and P1. This is a specific function for key input/output of universal remote controller. When these ports (P0, P1) are used as a normal input pin, unexpected stop mode recovery can occur by input level switching. Hence, the user should be aware of input level switching, if P0 and P1 are to be used as normal input ports.

Figure 1-4. Pin Circuit Type 1 (Port 0)



NOTE: To prevent and recover from abnormal stop status caused by battery bouncing, the KS88P01416 has a special logic $_SED$ and R circuit $_related$ to P0 and P1. This is a specific function for key input/output of universal remote controller. When these ports (P0, P1) are used as a normal input pin, unexpected stop mode releasing can occur by input level switching. Hence, the user should be aware of input level switching, if P0 and P1 are to be used as normal input ports.

Figure 1-5. Pin Circuit Type 2 (Port 1)




Figure 1-6. Pin Circuit Type 3 (Ports 2.0–2.3)




Figure 1-7. Pin Circuit Type 4 (P2.4-P2.7)




Figure 1-8. Pin Circuit Type 5 (PORT 3)




Figure 1-9. Pin Circuit Type 6 (RESET/BACK-UP MODE)

14

ELECTRICAL DATA

OVERVIEW

In this section, the KS88C01416/C01424 electrical characteristics are presented in tables and graphs. The information is arranged in the following order:

- Absolute maximum ratings
- D.C. electrical characteristics
- Characteristics of low voltage detect circuit
- Data retention supply voltage in Stop mode
- Stop mode release timing when initiated by an external interrupt
- Stop mode release timing when initiated by a RESET
- Stop mode release timing when initiated by a LVD
- I/O capacitance
- A.C. electrical characteristics
- Input timing for external interrupts (port 0, P2.3–P2.0)
- Input timing for RESET
- Oscillation characteristics
- Oscillation stabilization time
- Operating voltage range

Table 14-1. Absolute Maximum Ratings

(T_A = 25°C)

Parameter	Symbol	Conditions	Rating	Unit
Supply voltage	V _{DD}	–	– 0.3 to + 6.5	V
Input voltage	V _{IN}	–	– 0.3 to V _{DD} + 0.3	V
Output voltage	V _O	All output pins	– 0.3 to V _{DD} + 0.3	V
Output current High	I _{OH}	One I/O pin active	– 18	mA
		All I/O pins active	– 60	
Output current Low	I _{OL}	One I/O pin active	+ 30	mA
		Total pin current for ports 0, 1, and 2	+ 100	
		Total pin current for port 3	+ 40	
Operating temperature	T _A	–	– 40 to + 85	°C
Storage temperature	T _{STG}	–	– 65 to + 150	°C

Table 14-2. D.C. Electrical Characteristics

(T_A = – 40°C to + 85°C, V_{DD} = 2.0 V to 5.5 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Operating Voltage	V _{DD}	f _{OSC} = 8 MHz (Instruction clock = 1.33 MHz)	2.1	–	5.5	V
		f _{OSC} = 4 MHz (Instruction clock = 0.67 MHz)	2.0	–	5.5	
Input High voltage	V _{IH1}	All input pins except V _{IH2} and V _{IH3}	0.8 V _{DD}	–	V _{DD}	V
	V _{IH2}	RESET	0.85 V _{DD}		V _{DD}	
	V _{IH3}	X _{IN}	V _{DD} – 0.3		V _{DD}	
Input Low voltage	V _{IL1}	All input pins except V _{IL2} and V _{IL3}	0	–	0.2 V _{DD}	V
	V _{IL2}	RESET			0.4 V _{DD}	
	V _{IL3}	X _{IN}			0.3	
Output High voltage	V _{OH1}	V _{DD} = 2.4 V; I _{OH} = – 6 mA Port 3.1 only; T _A = 25°C	V _{DD} – 0.7	–	–	V
	V _{OH2}	V _{DD} = 2.4 V; I _{OH} = – 3 mA Port 3.0 only; T _A = 25°C	V _{DD} – 0.7			

Table 14-2. D.C. Electrical Characteristics (Continued)

(T_A = -40°C to +85°C, V_{DD} = 2.0 V to 5.5 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Output High voltage	V _{OH3}	V _{DD} = 5 V; I _{OH} = -3 mA Port 2.7 only; T _A = 25°C	V _{DD} - 0.25	-	-	V
		V _{DD} = 2 V; I _{OH} = -1 mA Port 2.7 only; T _A = 25°C				
	V _{OH4}	V _{DD} = 3.0 V; I _{OH} = -1 mA All output pins except P3 and P2.7 port; T _A = 25°C	V _{DD} - 1			
Output Low voltage	V _{OL1}	V _{DD} = 2.4 V; I _{OL} = 15 mA Port 3.1 only; T _A = 25°C	-	0.4	0.5	V
	V _{OL2}	V _{DD} = 2.4 V; I _{OL} = 5 mA Port 3.0 only; T _A = 25°C		0.4	0.5	
	V _{OL3}	I _{OL} = 1 mA Port 0, 1, and 2; T _A = 25°C		0.4	1	
Input High leakage current	I _{LIH1}	V _{IN} = V _{DD} All input pins except X _{IN} and X _{OUT}	-	-	1	μA
	I _{LIH2}	V _{IN} = V _{DD} , X _{IN} , and X _{OUT}			20	
Input Low leakage current	I _{LIL1}	V _{IN} = 0 V All input pins except X _{IN} , X _{OUT} , and RESET	-	-	-1	μA
	I _{LIL2}	V _{IN} = 0 V X _{IN} and X _{OUT}			-20	
Output High leakage current	I _{LOH}	V _{OUT} = V _{DD} All output pins	-	-	1	μA
Output Low leakage current	I _{LOL}	V _{OUT} = 0 V All output pins	-	-	-1	μA
Pull-up resistors	R _{L1}	V _{IN} = 0 V; V _{DD} = 2.4 V T _A = 25°C; Ports 0-3	44	55	82	kΩ
		V _{DD} = 5.5 V	15	21	32	

Table 14-2. D.C. Electrical Characteristics (Concluded) $(T_A = -40^\circ\text{C to } +85^\circ\text{C}, V_{DD} = 2\text{ V to } 5.5\text{ V})$

Parameter	Symbol	Conditions	Min	Typ	Max	Unit	
Supply current (note)	I_{DD1}	Operating mode $V_{DD} = 5\text{ V} \pm 10\%$ 8 MHz crystal	-	6	11	mA	
		4 MHz crystal		4.5	9		
	I_{DD2}	Idle mode $V_{DD} = 5\text{ V} \pm 10\%$ 8 MHz crystal		1.8	3.5		
		4 MHz crystal		1.6	3		
	I_{DD3}	Stop mode $V_{DD} = 6.0\text{ V}$		20	35		μA
		$V_{DD} = 5.5\text{ V}$		18	25		
$V_{DD} = 3.3\text{ V}$		12	15				
$V_{DD} = 0.7\text{ V}$		1.0	1.5				

NOTE: Supply current does not include the current drawn through internal pull-up resistors or external output current loads.**Table 14-3. Characteristics of Low Voltage Detect Circuit** $(T_A = -40^\circ\text{C to } +85^\circ\text{C})$

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Hysteresys Voltage of LVD(Slew Rate of LVD)	ΔV	LVDCON = 10001111B	-	10	100	mV
Low level detect voltage	V_{LVD}	LVDCON = 10001111B	2.10	2.20	2.40	V

NOTE: The reset values of bit 1 and bit 0 are in a unknown status, so is recommended to input the value #8FH in LVDCON for typical V_{LVD} (2.2 V $-100/+200$ mV).**Table 14-4. Data Retention Supply Voltage in Stop Mode** $(T_A = -40^\circ\text{C to } +85^\circ\text{C})$

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Data retention supply voltage	V_{DDDR}	-	1.0	-	5.5	V
Data retention supply current	I_{DDDR}	$V_{DDDR} = 1.0\text{ V}$ Stop mode	-	-	1	μA




Figure 14-1. Stop Mode Release Timing When Initiated by an External Interrupt




Figure 14-2. Stop Mode Release Timing When Initiated by a RESET




Figure 14-3. Stop Mode Release Timing When Initiated by a LVD

Table 14-5. Input/Output Capacitance

($T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{DD} = 0\text{ V}$)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Input capacitance	C_{IN}	$f = 1\text{ MHz}$; unmeasured pins are connected to V_{SS}	-	-	10	pF
Output capacitance	C_{OUT}					
I/O capacitance	C_{IO}					

Table 14-6. A.C. Electrical Characteristics

($T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Interrupt input, High, Low width	t_{INTH} , t_{INTL}	P0.0–P0.7, P2.3–P2.0 $V_{DD} = 5\text{ V}$	200	300	-	ns
RESET input Low width	t_{RSL}	Input $V_{DD} = 5\text{ V}$	1000	-	-	




Figure 14-4. Input Timing for External Interrupts (Port 0, P2.3–P2.0)




Figure 14-5. Input Timing for RESET

Table 14-7. Oscillation Characteristics

 $(T_A = -40^{\circ}\text{C} + 85^{\circ}\text{C})$




Oscillator	Clock Circuit	Conditions	Min	Typ	Max	Unit
Crystal		CPU clock oscillation frequency	1	–	8	MHz
Ceramic		CPU clock oscillation frequency	1	–	8	MHz
External clock		X_{IN} input frequency	1	–	8	MHz

Table 14-8. Oscillation Stabilization Time

 $(T_A = -40^{\circ}\text{C} + 85^{\circ}\text{C}, V_{DD} = 4.5\text{ V to } 5.5\text{ V})$

Oscillator	Test Condition	Min	Typ	Max	Unit
Main crystal	$f_{OSC} > 400\text{ kHz}$	–	–	20	ms
Main ceramic	Oscillation stabilization occurs when V_{DD} is equal to the minimum oscillator voltage range.	–	–	10	ms
External clock (main system)	X_{IN} input High and Low width (t_{XH} , t_{XL})	25	–	500	ns
Oscillator stabilization wait time	t_{WAIT} when released by a reset ⁽¹⁾	–	$2^{16}/f_{OSC}$	–	ms
	t_{WAIT} when released by an interrupt ⁽²⁾	–	–	–	ms

NOTES:

- f_{OSC} is the oscillator frequency.
- The duration of the oscillation stabilization time (t_{WAIT}) when it is released by an interrupt is determined by the setting in the basic timer control register, BTCON.




Figure 14-6. Operating Voltage Range of KS88P01416/P01424

NOTES

15 MECHANICAL DATA

OVERVIEW

The KS88C01416/C01424 microcontroller is currently available in 32-pin SOP and SDIP package. The KS88C01424 is also available in 40 DIP package.




Figure 15-1. 32-Pin SOP Package Mechanical Data




Figure 15-2. 32-Pin SDIP Package Mechanical Data




Figure 15-3. 40-Pin DIP Package Mechanical Data

NOTES

16

KS88P01416/P01424 OTP

OVERVIEW

The KS88P01416/P01424 single-chip CMOS microcontroller is the OTP (One Time Programmable) version of the KS88C01416/C01424 microcontroller. It has an on-chip EPROM instead of a masked ROM.

The KS88P01416/P01424 is fully compatible with the KS88C01416/C01424, both in function and in pin configuration. Because of its simple programming requirements, the KS88P01416/P01424 is ideal as an evaluation chip for the KS88C01416/C01424.




Figure 16-1. KS88P01416/P01424 Pin Assignments of 32SOP/32SDIP




Figure 16-2. KS88P01416/P01424 Pin Assignments of 40DIP

Table 16-1. 32 SOP/SDIP Pin Descriptions Used to Read/Write the EPROM

Pin Name	Pin No.	I/O	Function
A0–A14	3, 7– 6, 25–28	O	Address lines to read/write EPROM
D0–D7	17–24	I/O	8-bit data input/output lines to read/write EPROM
MODE	4	–	Select EPROM mode.
CE	30	I	Chip enable (Connect to V_{SS} , when read/write EPROM)
OE	29	I	Output enable
PGM	5	I	EPROM Program enable
MEM_REG	6	I	Select Memory space of EPROM
V_{DD}	32	–	Supply voltage (normally 5 V)
V_{PP}	31	–	EPROM Program/Verify voltage (normally 12.5 V)
V_{SS}	1	–	GROUND
X_{IN}	2	–	System Clock input pin

CHARACTERISTICS OF EPROM OPERATION

When +12.5 V is supplied to V_{PP} and MODE pins of the KS88P01416/P01424, the EPROM programming mode is entered. The operating mode (read, write) is selected according to the input signals to the pins listed in Table 16-2 as below.

Table 16-2. Operating Mode Selection Criteria

V_{DD}	MODE	V_{PP}	PGM	MEM	OE	Mode
5 V	V_{PP}	12.5 V	1	1	0	READ
			0	1	1	PROGRAM
			1	1	0	PROGRAM VERIFY

NOTE: "0" means Low level; "1" means High level.




Figure 16-3. OTP Read Timing

Table 16-3. OTP Read Characteristics

(T_A = 25 °C ± 5 °C, V_{DD} = 5 V ± 5 %, V_{PP} = 12.5 V ± 0.25V)

Parameter	Symbol	Min	Typ	Max	Units
Address to Output Delay	t _{ACC}	–	–	75	ns
OE to Address Delay	t _{OED}	0	–	–	
OE Pulse Width	t _{OEWH}	75	–	–	
Output hold from OE whichever occurs first	T _{OEHL}	0	–	–	




Figure 16-4. Program Memory Write Timing

Table 16-4. OTP Program/Program Verify Characteristics

($T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$, $V_{DD} = 5\text{V} \pm 5\%$, $V_{PP} = 12.5\text{V} \pm 0.25\text{V}$)

Parameter	Symbol	Min	Typ	Max	Units
V _{PP} Setup Time	t_{VS}	–	2	–	μs
Data Setup Time	t_{DS}	–	2	–	
Data Hold Time	t_{DH}	–	2	–	
PGM Pulse Width	t_{PW}	–	300	500	
Data Valid from OE	t_{OE}	75	–	–	ns
OE Pulse Width	t_{OEW}	75	–	–	
Output Enable to Output Float Delay	t_{OEH}	0	–	130	




Figure 16-5. OTP Programming Algorithm

Table 16-5. D.C. Electrical Characteristics

(T_A = -40°C to +85°C, V_{DD} = 2.0 V to 5.5 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit	
Operating Voltage	V _{DD}	f _{OSC} = 8 MHz (Instruction clock = 1.33 MHz)	2.1	–	5.5	V	
		f _{OSC} = 4 MHz (Instruction clock = 0.67 MHz)	2.0	–	5.5		
Input High voltage	V _{IH1}	All input pins except V _{IH2} and V _{IH3}	0.8 V _{DD}	–	V _{DD}	V	
	V _{IH2}	RESET	0.85 V _{DD}		V _{DD}		
	V _{IH3}	X _{IN}	V _{DD} – 0.3		V _{DD}		
Input Low voltage	V _{IL1}	All input pins except V _{IL2} and V _{IL3}	0	–	0.2 V _{DD}	V	
	V _{IL2}	RESET			0.4 V _{DD}		
	V _{IL3}	X _{IN}			0.3		
Output High voltage	V _{OH1}	V _{DD} = 2.4 V; I _{OH} = – 6 Ma Port 3.1 only; T _A = 25°C	V _{DD} – 0.7	–	–	V	
	V _{OH2}	V _{DD} = 2.4 V; I _{OH} = – 3 mA Port 3.0 only; T _A = 25°C	V _{DD} – 0.7				
Output High voltage	V _{OH3}	V _{DD} = 5 V; I _{OH} = – 3 mA Port 2.7 only; T _A = 25°C	V _{DD} – 0.25	–	–	V	
		V _{DD} = 2 V; I _{OH} = – 1 mA Port 2.7 only; T _A = 25°C					
	V _{OH4}	V _{DD} = 3.0 V; I _{OH} = – 1 mA All output pins except P3 and P2.7 port; T _A = 25°C	V _{DD} – 1				
Output Low voltage	V _{OL1}	V _{DD} = 2.4 V; I _{OL} = 15 mA Port 3.1 only; T _A = 25°C	–	0.4	0.5	V	
	V _{OL2}	V _{DD} = 2.4 V; I _{OL} = 5 mA Port 3.0 only; T _A = 25°C			0.4		0.5
	V _{OL3}	I _{OL} = 1 mA Port 0, 1, and 2; T _A = 25°C			0.4		1
Input High leakage current	I _{LIH1}	V _{IN} = V _{DD} All input pins except X _{IN} and X _{OUT}	–	–	1	μA	
	I _{LIH2}	V _{IN} = V _{DD} , X _{IN} , and X _{OUT}			20		

Table 16-5. D.C. Electrical Characteristics (Continued)

(T_A = -40°C to +85°C, V_{DD} = 2.0 V to 5.5 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Input Low leakage current	I _{LIL1}	V _{IN} = 0 V All input pins except X _{IN} , X _{OUT} , and RESET	-	-	-1	μA
	I _{LIL2}	V _{IN} = 0 V X _{IN} and X _{OUT}			-20	
Output High leakage current	I _{LOH}	V _{OUT} = V _{DD} All output pins	-	-	1	μA
Output Low leakage current	I _{LOL}	V _{OUT} = 0 V All output pins	-	-	-1	μA
Pull-up resistors	R _{L1}	V _{IN} = 0 V; V _{DD} = 2.4 V T _A = 25°C; Ports 0-3	44	55	82	kΩ
		V _{DD} = 5.5 V	15	21	32	
Supply current (note)	I _{DD1}	Operating mode V _{DD} = 5 V ± 10% 8 MHz crystal	-	6	11	mA
		4 MHz crystal		4.5	9	
	I _{DD2}	Idle mode V _{DD} = 5 V ± 10% 8 MHz crystal		1.8	3.5	
		4 MHz crystal		1.6	3	
	I _{DD3}	Stop mode; V _{DD} = 6.0 V		20	35	μA
		V _{DD} = 5.5 V		18	25	
		V _{DD} = 3.3 V		12	15	
		V _{DD} = 0.7 V		1.0	1.5	

NOTE: Supply current does not include the current drawn through internal pull-up resistors or external output current loads.




Figure 16-6. Operating Voltage Range

NOTES