

# UTC UNISONIC TECHNOLOGIES CO., LTD

L1806 CMOS IC

# 3A, ULTRA LOW DROPOUT (0.23V@3A) LINEAR REGULATOR


#### DESCRIPTION

The UTC L1806 is a typical LDO with the features of very low dropout voltage as low as 0.23V at output current 3A.

For normal operation, two supply voltages are necessary. One called control voltage from other equipment can shutdown the output voltage and it should pull and hold the voltage of EN pin less than 0.5V. Another one is the main supply voltage whose purpose is for main power conversion, to keep the power dissipation low, and to make the dropout voltage lower.

Internally, in the UTC L1806, there're many functions which can be seen in the block figure to prevent the IC from being damaged. Internal Power-On-Reset (POR) circuit can control the two supply voltages to prevent fault operations of the circuit; the thermal shutdown circuit is able to protect the device from over thermal operation, and a current limit function will keep the device work safely under current over-loads.

The UTC L1806 can be used as an ideal to provide well supply voltage in the applications, such as front-side-bus termination on motherboard, NB applications, front side bus V<sub>TT</sub> (1.2V/3A) and note book PC applications.




#### **FEATURES**

- \* Low Dropout V<sub>D</sub>=0.23V(typ.)@ I<sub>OUT</sub>=3A
- \* Low ESR Output Capacitor
- \* V<sub>RFF</sub>=0.8V
- \* Fast Transient Response
- \* Output Voltage Adjustable through External Resistors
- \* POR(Power-On-Reset) controlling  $V_{\text{CNTL}}$  and  $V_{\text{IN}}$
- \* With internal Soft-Start

- \* Internal Current Limit Protection
- \* Internal Under Voltage Protection
- \* Hysteretic Thermal Shutdown
- \* With Power-OK Output (with a Delay Time)
- \* Low Shutdown Quiescent Current (<30 uA)
- \* Shutdown/Enable Control Function


#### ORDERING INFORMATION

Ordering	Number	Dookogo	Dooking		
Lead Free	Halogen Free	- Package	Packing		
L1806L-SH2-R	L1806G-SH2-R	HSOP-8	Tape Reel		
L1806L-K10-3030-R	L1806G-K10-3030-R	DFN3030-10	Tape Reel		




www.unisonic.com.tw 1 of 7

# MARKING




# ■ PIN CONFIGURATION



# ■ PIN DESCRIPTION

PIN	NO.	PIN NAME	DESCRIPTION		
HSOP-8	DFN3030-10	PIN NAIVIE	DESCRIPTION		
1	5	PG	Power Good.Output open drain to indicate the status of $V_{OUT}$ via monitoring the FB pin. This pin is pulled low when the voltage is outside the limits, during thermal shutdown and if either $V_{CNTL}$ or $V_{IN}$ go below their thresholds.		
2	6	EN	Enable Pin. Driving this pin low will disable the part. When left floating an internal current source will pull this pin high and enable it.		
3	8	$V_{IN}$	Power Input Pin for current supply. Connect a decoupling capacitor (≥10µF) as close as possible to the pin for noise filtering		
4	10	$V_{ ext{CNTL}}$	BIAS supply for the controller, recommended 5V. Connect a decoupling capacitor (≥1µF) as close as possible to the pin for noise filtering.		
5	1, 3, 7,9	NC	No Connection		
6	2	$V_{OUT}$	Power output pin		
7	4	FB	Feedback to set the output voltage via an external resistor divider between $V_{\text{OUT}}$ and GND		
8	11	GND	Ground		

# ■ BLOCK DIAGRAM



L1806 cmos ic

# ■ ABSOLUTE MAXIMUM RATING

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (V <sub>CNTL</sub> to GND)	V <sub>CNTL</sub>	-0.3 ~ +7	V
Supply Voltage (V <sub>IN</sub> to GND)	V <sub>IN</sub>	-0.3 ~ + 4.0	V
EN and FB to GND	V <sub>I/O</sub>	-0.3 ~ V <sub>CNTL</sub> +0.3	V
PG to GND	$V_{PG}$	-0.3 ~ +7	V
Junction Temperature	$T_J$	150	°C
Storage Temperature	T <sub>STG</sub>	-65 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

# ■ RECOMMENDED OPERATING CONDITIONS

PARAMETER		SYMBOL	RATINGS	UNIT
Supply Voltage	Control	$V_{CNTL}$	3~ 5.5	<b>&gt;</b>
Supply Voltage	Input	$V_{IN}$	1.2~ 3.65	<b>&gt;</b>
Output Valtage	V <sub>CNTL</sub> =3.3±5%	\/	0.8 ~ 1.2	<b>V</b>
Output Voltage	V <sub>CNTL</sub> =5.0±5%	$V_{OUT}$	+0.8 ~ V <sub>IN</sub> -0.2	V
Output Current		I <sub>OUT</sub>	0 ~ 4	Α

#### ■ THERMAL RESISTANCES CHARACTERISTICS

PARAMETER		SYMBOL	RATINGS	UNIT
Junction to Ambient	HSOP-8	0	90 (Note 1)	°C/W
	DFN3030-10	$\Theta_{JA}$	72 (Note 2)	°C/W

Notes: 1.  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air. The exposed pad of HSOP-8 is soldered directly on the PCB.

2. The PCB area is 4 times larger than that of IC's


# ■ ELECTRICAL CHARACTERISTICS

 $(T_A = 25^{\circ}C, V_{CNTL} = 5V, V_{IN} = 1.5V, V_{OUT} = 1.2V, unless otherwise specified)$ 


$(1_A - 25 C, V_{CNTL} - 5V, V_{IN} - 1.5V, V_{OUT} -$		iwise specin	ieu)					
PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
V <sub>CNTL</sub> Nominal Supply Current		EN = V <sub>CNTL</sub>			1	1.5	mA	
V <sub>CNTL</sub> Shutdown Current		EN = GND			15	30	μA	
CNTL	V	V <sub>CNTL</sub> Rising		2.5	2.7	2.9	V	
N	VTHR	V <sub>IN</sub> Rising			8.0	0.9	1.0	V
CNTL	V <sub>HYS</sub>				0.4		٧	
N		ED 1/						V
	V <sub>REF</sub>	FR = V <sub>OUT</sub>			0.8		V	
		I <sub>OUT</sub> =0A~3A, T <sub>J</sub> = -25 ~125°C		-1.5		+1.5	%	
		lour=10m/	In=10mΛ \/n=3~5\/		-0 15		+0 15	%/V
	$\Delta V$ in × $V$ OUT	1001-10117	t, VCNTL-0	V	0.10		. 0. 10	707 <b>V</b>
Load Regulation		I =0A : 2A			0.06	0.25	%	
	Vout	I <sub>OUT</sub> =UA~3A				0.06	0.25	70
Current Limit		V <sub>CNTL</sub> =5V, T <sub>J</sub> = 25°C		4	5.7	7	Α	
Dropout Voltage		\/\	V <sub>OUT</sub> =2.5V	T <sub>J</sub> = 25°C		0.26	0.31	
						0.24	0.29	V
		I <sub>OUT</sub> =3A				0.23	0.28	
	OTS	T <sub>J</sub> Rising			150		°C	
	OTH				30		°C	
Over Temperature Hysteresis Under-Voltage Threshold		V <sub>FB</sub> Falling			0.4		V	
EN Logic High Threshold Voltage		V <sub>EN</sub> Rising		0.5	8.0	1.1	V	
EN Hysteresis					100		mV	
EN Pin Pull-Up Current		EN=GND			5		μA	
PG Threshold Voltage for Power OK		V <sub>FB</sub> Rising		90%	92%	94%	V <sub>REF</sub>	
PG Threshold Voltage for Power Not OK		V <sub>FB</sub> Falling			81%		$V_{REF}$	
PG Low Voltage		PG sinks 5mA			0.25	0.4	V	
	NTL I NTL	SYMBOL  ICNTL  ISD  NTL  VHYS  VREF  AVOUT  AVOUT  VOUT  ILIMIT  VP  OTS  OTH	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SYMBOL   TEST CONDITIONS   MIN   TYP   MAX

#### ■ TYPICAL APPLICATION CIRCUIT

# 1. Using an Output Capacitor with ESR≥18mΩ



# 2. Using an MLCC as the Output Capacitor



V <sub>OUT</sub> (V)	R1 (kΩ)	R2 (kΩ)	C1 (pF)
1.05	43	137.6	47
1.5	27	30.86	82
1.8	15	12	150

L1806 cмos іс

#### APPLICATION INFORMATION

#### 1. Power Sequencing

When there's no main voltage applied at  $V_{IN}$ , it is suggested not to apply a voltage to  $V_{OUT}$  for a long time. Because the internal parasitic diode (between  $V_{OUT}$  to  $V_{IN}$ ) will conduct and dissipate power, there's no protection.

#### 2. Output Capacitor

A proper output capacitor to maintain stability and improve transient response over temperature and current is necessary. Proper ESR (equivalent series resistance) and capacitance of the output capacitor should be selected properly for stability of the normal operation and good load transient response.

Many kinds of capacitors can be used as an output capacitor, such as ultra-low-ESR capacitors (like ceramic chip capacitors), low-ESR bulk capacitors (like solid Tantalum, POSCap, and Aluminum electrolytic capacitors). And also the value of the output capacitors' can be increased without limit.

In the applications with large stepping load current, the low-ESR bulk capacitors are normally recommended.

Decoupling ceramic capacitors are recommended to be placed at the load and ground pins very closely and also the impedance of the layout must be minimized.


#### 3. Input Capacitor

In order to prevent the input rail from dropping, the proper input capacitor to supply current surge during stepping load transients is required. Because the limited slew rate of the surge currents, more parasitic inductance needs more input capacitance.

Ultra-low-ESR capacitors (>100mF, ESR<300mW) is recommended for the input capacitor.

#### 4. Feedback Network

The following figure shows the feedback network between V<sub>OUT</sub> GND and FB pins. Working with the internal error amplifier, the feedback network can provide proper frequency response for the UTC **L1806**.



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.