


Contents

1	Block diagram	3
2	Pin settings	4
2.1	Pin connection	4
2.2	Pin description	5
3	Electrical data	6
3.1	Maximum ratings	6
3.2	Thermal data	6
4	Electrical characteristics	7
5	Application circuit	10
6	Typical characteristics	11
7	Application ideas	19
8	Package mechanical data	21
9	Order code	23
10	Revision history	24

1 Block diagram


Figure 2. Block diagram



2 Pin settings

2.1 Pin connection

Figure 3. Pin connection (top view)



2.2 Pin description

Table 1. Pin description

N° Pin	Name	Description
12	COMP	E/A output to be used for frequency compensation
11	INH	A logic signal (active high) disables the device (sleep mode operation). If not used it must be connected to GND; if floating the device is disabled.
10	BOOT	A capacitor connected between this pin and the output allows to drive the internal D-MOS.
20	SYNC	Input/Output synchronization.
8,9	V _{CC}	Unregulated DC input voltage
2,3	OUT	Stepdown regulator output.
13	VFB	Stepdown feedback input. Connecting the output directly to this pin results in an output voltage of 3.3 V for the L4973V3.3 and 5.1 V for L4973V5.1. An external resistive divider is required for higher output voltages. For output voltage resistive divider is required for higher output voltages. For output voltage less than 3.3 V, see Note ; and Figure 30 .
18	V5.1	Reference voltage externally available.
4,5,6,7 14,15,16,17	GND	Signal ground
1	OSC	An external resistor connected between the unregulated input voltage and Pin 1 and a capacitor connected from Pin 1 to ground fixes the switching frequency. (Line feed forward is automatically obtained)

Note: The maximum power dissipation of the package must be observed.

3 Electrical data

3.1 Maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_9, V_8	Input voltage	58	V
V_2, V_3	Output DC voltage	-1	V
	Output peak voltage at $t = 0.1 \mu\text{s}$ $f = 200 \text{ kHz}$	-5	V
I_2, I_3	Maximum output current	int. limit.	
$V_{10}-V_8$		14	V
V_{10}	Bootstrap voltage	70	V
V_{12}	Analogs input voltage ($V_{CC} = 24 \text{ V}$)	12	V
V_{19}	Analogs input voltage ($V_{CC} = 24 \text{ V}$)	13	V
V_{13}	$(V_{CC} = 20 \text{ V})$	6	V
		-0.3	V
V_{20}	$(V_{CC} = 20 \text{ V})$	5.5	V
		0.3	V
V_{11}	Inhibit	V_{CC}	V
		-0.3	V
P_{tot}	Power dissipation a $T_{pins} = 90 \text{ }^\circ\text{C}$	4	W
T_J, T_{STG}	Junction and storage temperature	-40 to 150	$^\circ\text{C}$

3.2 Thermal data

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R_{thJP}	Maximum thermal resistance junction-pin	15	$^\circ\text{C/W}$
R_{thJA}	Maximum thermal resistance junction-ambient	80 ⁽¹⁾	$^\circ\text{C/W}$

1. Package mounted on board

4 Electrical characteristics

Table 4. Electrical characteristics
(Refer to the test circuit, $V_{CC} = 24\text{ V}$; $T_J = 25\text{ }^\circ\text{C}$, $C_{OSC} = 2.7\text{ nF}$;
 $R_{OSC} = 20\text{ k}\Omega$; unless otherwise specified)

Symbol	Parameter	Test condition	Min	Typ	Max	Unit
Dynamic characteristics						
	Input voltage range ⁽¹⁾	$V_O = V_{REF}$ to 40 V; $I_O = 3.5\text{ A}$ ⁽²⁾	8		55	V
	Output voltage L4973V5.1	$I_O = 1\text{ A}$	5.05	5.1	5.15	V
		$I_O = 0.5\text{ A to }3.5\text{ A}$ $V_{CC} = 8\text{ V to }55\text{ V}$	5.00	5.1	5.20	V
	Output voltage L4973V3.3	$I_O = 1\text{ A}$	3.326	3.36	3.393	V
		$I_O = 0.5\text{ A to }3.5\text{ A}$ $V_{CC} = 8\text{ V to }40\text{ V}$	3.292	3.36	3.427	V
	$R_{DS(on)}$	$V_{CC} = 10.5\text{ V}$ $I_O = 3.5\text{ A}$		0.15	0.22	Ω
		⁽²⁾			0.35	Ω
	Maximum limiting current	$V_{CC} = 8\text{ V to }55\text{ V}$	3.8	4.5	5.5	A
		⁽²⁾	4	4.5	5.5	A
η	Efficiency	$V_O = 5.1\text{ V}$; $I_O = 3.5\text{ A}$		90		%
		$V_O = 3.3\text{ V}$; $I_O = 3.5\text{ A}$		85		%
	Switching frequency	⁽²⁾	90	100	110	kHz
	Supply voltage ripple rejection	$V_i = V_{CC} + 2 V_{RMS}$ $V_O = V_{ref}$; $I_O = 1\text{ A}$; $f_{ripple} = 100\text{ Hz}$	60			dB
Δf_{sw}	Switching frequency stability vs., supply voltage	$V_{CC} = 8\text{ V to }55\text{ V}$		2	5	%
Reference section						
	Reference voltage	$I_{ref} = 0\text{ to }20\text{ mA}$; $V_{CC} = 8\text{ to }55\text{ V}$	5.025	5.1	5.175	V
		⁽²⁾	4.950	5.1	5.250	V
	Line regulation	$I_{ref} = 0\text{ mA}$; $V_{CC} = 8\text{ to }55\text{ V}$		5	10	mV
	Load regulation	$V_{ref} = 0\text{ to }5\text{ mA}$; $V_{CC} = 0\text{ to }20\text{ mA}$		2	10	mV
				6	25	mV
	Short circuit current		30	65	100	mA

Table 4. Electrical characteristics (continued)
 (Refer to the test circuit, $V_{CC} = 24\text{ V}$; $T_J = 25\text{ °C}$, $C_{OSC} = 2.7\text{ nF}$;
 $R_{OSC} = 20\text{ k}\Omega$; unless otherwise specified)

Symbol	Parameter	Test condition	Min	Typ	Max	Unit	
Soft-start							
	Soft-start charge current		30	45	60	μA	
	Soft-start discharge current		15	22	30	μA	
Inhibit							
	High level voltage		(2)	3.0		V	
	Low level voltage		(2)		0.8	V	
	I_{source} high level	$V_{\text{INH}} = 3\text{ V}$	(2)	10	16	50	μA
	I_{source} low level	$V_{\text{INH}} = 0.8\text{ V}$	(2)	10	15	50	μA
DC characteristics							
	Total operating quiescent current	Duty cycle = 50 %		4	6	mA	
	Quiescent current	Duty cycle = 0		2.7	4	mA	
	Total stand-by quiescent current	$V_{CC} = 24\text{ V}$; $V_{\text{INH}} = 5\text{ V}$		100	200	μA	
		$V_{CC} = 55\text{ V}$; $V_{\text{INH}} = 5\text{ V}$		150	300	μA	
Error amplifier							
	High level output voltage		11.0			V	
	Low level output voltage				0.65	V	
	Source bias current		1	2	3	μA	
	Source output current		200	300	600	μA	
	Sink output current		200	300		μA	
	Supply voltage ripple rejection	$V_{\text{COMP}} = \text{VFB}$ $C_{\text{REF}} = 4.7\text{ }\mu\text{F}$ 1-5 mA load current	60	80		dB	
	DC open loop gain	$R_L = \infty$	50	60		dB	
	Transconductance	$I_{\text{comp}} = -0.1\text{ to }0.1\text{ mA}$; $V_{\text{comp}} = 6\text{ V}$		2.5		mS	
Oscillator section							
	Ramp valley		0.78	0.85	0.92	V	
	Ramp peak	$V_{CC} = 8\text{ V}$	1.9	2.1	2.3	V	
		$V_{CC} = 55\text{ V}$	9	9.6	10.2	V	
	Maximum duty cycle		95	97		%	

Table 4. Electrical characteristics (continued)
 (Refer to the test circuit, $V_{CC} = 24\text{ V}$; $T_J = 25\text{ }^\circ\text{C}$, $C_{OSC} = 2.7\text{ nF}$;
 $R_{OSC} = 20\text{ k}\Omega$; unless otherwise specified)

Symbol	Parameter	Test condition	Min	Typ	Max	Unit
	Maximum frequency	Duty cycle = 0%; $R_{OSC} = 13\text{ k}\Omega$; $C_{OSC} = 820\text{ pF}$;			300	kHz
Sync function						
	High input voltage	$V_{CC} = 8\text{ V to }55\text{ V}$	3.5			V
	Low input voltage	$V_{CC} = 8\text{ V to }55\text{ V}$			0.9	V
	Slave sink current		0.15	0.25	0.45	mA
	Master output amplitude	$I_{source} = 3\text{ mA}$	4	4.5		V
	Output pulse width	No load, $V_{sync} = 4.5\text{ V}$	0.20	0.35		μs

1. Pulse testing with a low duty cycle
2. Specifications referred to T_J from $-40\text{ }^\circ\text{C}$ to $125\text{ }^\circ\text{C}$.

5 Application circuit

Figure 4. Application circuit (D5.1)





Figure 5. Application circuit (D3.3)



6 Typical characteristics

Figure 6. Quiescent drain current vs. input voltage (0% duty cycle)




Figure 7. Quiescent drain current vs. junction temperature




Figure 8. Stand by drain current vs. input voltage




Figure 9. Reference voltage vs. junction temperature (pin 16)




Figure 10. Reference voltage vs. input voltage (pin 16)




Figure 11. Reference voltage vs. reference input current




Figure 12. Inhibit current vs. inhibit voltage (pin 10)




Figure 13. Line regulation (see Figure 4)




Figure 14. Load regulation (see Figure 4)

Figure 15. Line regulation (see Figure 5)





Figure 16. Load regulation

Figure 17. Switching frequency vs. R2 and C7





Figure 18. Switching frequency vs. input voltage




Figure 19. Switching frequency vs. junction temperature




Figure 20. Dropout voltage between pin 7,8 and 2,3




Figure 21. Efficiency vs. output voltage




Figure 22. Dropout voltage between pin 7,8 and 2,3




Figure 23. Efficiency vs. output voltage




Figure 24. Efficiency vs. output voltage (Diode STPS745D)




Figure 25. Efficiency vs. output current (see Figure 4)




Figure 26. Efficiency vs. output current (see Figure 4)




Figure 27. Efficiency vs. output current (see Figure 5)




Figure 28. Efficiency vs. output current (see Figure 5)




Figure 29. Power dissipation vs. input voltage (device only) (see Figure 4)




Figure 30. Power dissipation vs. output voltage (device only)




Figure 31. Pulse by pulse limiting current vs. junction temperature




Figure 32. Load transient




Figure 33. Line transient




Figure 34. Source current rise and fall time, pin 2, 3




Figure 35. Soft-start capacitor selection vs. inductor and Vcc max (ref. AN938)




Figure 36. Soft-start capacitor selection vs. inductor and V_{CC} max (ref. AN938)





Figure 37. Open loop frequency and phase of error amplifier



7 Application ideas

Figure 38. 3.5 A at $V_O < 3.3$ V




Figure 39. 12 V to 3.3 V high performance buck converter (fsw = 200 kHz)




Figure 40. Synchronization example





Figure 41. Multi output not isolated (pin out referred to DIP12+3+3)




8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

Table 5. SO-20 mechanical data

Dim.	mm.			inch		
	Min	Typ	Max	Min	Typ	Max
A	2.35		2.65	0.093		0.104
A1	0.10		0.30	0.004		0.012
B	0.33		0.51	0.013		0.200
C	0.23		0.32	0.009		0.013
D (1)	12.60		13.00	0.496		0.512
E	7.40		7.60	0.291		0.299
e		1.27			0.050	
H	10.0		10.65	0.394		0.419
h	0.25		0.75	0.010		0.030
L	0.40		1.27	0.016		0.050
k	0° (min.), 8° (max.)					
ddd			0.10			0.004

Figure 42. Package dimensions



9 Order code

Table 6. Order code

Part number	Package	Packaging
L4973D3.3-013TR, E-L4973D3.3-TR	SO-20	Tape and reel
L4973D5.1-013TR	SO-20	Tape and reel

10 Revision history

Table 7. Document revision history

Date	Revision	Changes
12-Sep-2001	13	First Issue
07-May-2005	14	Updated the Layout look & feel. Changed name of the D1 on the fig. 5.
14-Dec-2005	15	Added the ECOPACK part numbers in the Table 1. Order Codes.
06-Dec-2006	16	The document has been reformatted, and order codes updated
07-May-2007	17	New data on Table 4.
26-Feb-2009	18	Updated Section5: Evaluation board on page 10.
03-May-2024	19	Updated Table 6 .

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved