

# STL50NH3LL

# N-channel 30 V - 0.011 Ω - 13 A - PowerFLAT™ (6x5) ultra low gate charge STripFET™ Power MOSFET

### **Features**

Туре	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STL50NH3LL	30V	<0.013Ω	13A <sup>(4)</sup>

- Improved die-to-footprint ratio
- Very low profile package (1 mm max)
- Very low thermal resistance
- Very low gate charge
- Low threshold device

## **Applications**

■ Switching application

## **Description**

This application specific Power MOSFET is the latest generation of STMicroelectronics unique "STripFETTM" technology. The resulting transistor is optimized for low on-resistance and minimal gate charge. The Chip-scaled PowerFLATTM package allows a significant board space saving, still boosting the performance.




Figure 1. Internal schematic diagram




Table 1. Device summary

Order code	Marking	Package	Packaging	
STL50NH3LL	L50NH3LL	PowerFLAT™ (6x5)	Tape & reel	

Contents: STL50NH3LL

## **Contents:**

1	Electrical ratings
2	Electrical characteristics4
	2.1 Electrical characteristics (curves)
3	Test circuit
4	Package mechanical data
5	Revision history11
0050	Electrical characteristics

2/12

STL50NH3LL Electrical ratings

# 1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage (V <sub>GS</sub> = 0)	30	V
V <sub>GS</sub> <sup>(1)</sup>	Gate-source voltage	± 16	V
V <sub>GS</sub> <sup>(2)</sup>	Gate-source voltage	± 18	V
I <sub>D</sub> (3)	Drain current (continuous) at T <sub>C</sub> = 25°C	27	Α
I <sub>D</sub> <sup>(4)</sup>	Drain current (continuous) at T <sub>C</sub> =100°C	8.1	Α
I <sub>DM</sub> <sup>(5)</sup>	Drain current (pulsed)	108	A
I <sub>D</sub> <sup>(4)</sup>	Drain current (continuous) at T <sub>C</sub> = 25°C	13	Α
P <sub>TOT</sub> (4)	Total dissipation at T <sub>C</sub> = 25°C	4	W
P <sub>TOT</sub> (3)	Total dissipation at T <sub>C</sub> = 25°C	60	W
	Derating factor	0.03	W/°C
T <sub>J</sub> T <sub>stg</sub>	Operating junction temperature Storage temperature	-55 to 150	°C

- 1. Continuous mode
- 2. Guaranteed for test time  $\leq$  15ms
- 3. The value is rated according  $\rm R_{\rm thj-c}$  and  $\rm _{1S}$  limited by wire bonding
- 4. The value is rated according  $R_{\omega_{0}p;b}$
- 5. Pulse width limited by safe operating area

Table 3. Thermal resistance

Syn.bol	Parameter	Value	Unit
F <sub>ith</sub> j-case	Thermal resistance junction-case (Drain)	2.08	°C/W
R <sub>thj-pcb</sub> (1)	Thermal resistance junction-ambient	31.3	°C/W

<sup>1.</sup> When mounted on FR-4 board of 1inch², 2oz Cu, t < 10sec

Table 4. Avalanche data

Symbol	Parameter	Value	Unit
I <sub>AV</sub>	Not-repetitive avalanche current	7.5	Α
E <sub>AS</sub>	Single pulse avalanche energy (starting Tj=25°C, Id=lav)	150	mJ

**Electrical characteristics** STL50NH3LL

#### **Electrical characteristics** 2

(T<sub>CASE</sub>=25°C unless otherwise specified)

Table 5. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$I_D = 25  0\mu\text{A}, \ V_{GS} = 0$	30			٧
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	$V_{DS}$ = Max rating, $V_{DS}$ = Max rating @125°C			1 10	μA μA
I <sub>GSS</sub>	Gate body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ±16 V		(	±167	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1	90		V
R <sub>DS(on)</sub>	Static drain-source on resistance	$V_{GS}$ = 10 V, $I_{D}$ = 6.5 A $V_{GS}$ = 4.5 V, $I_{D}$ = 6. 5A	7	0.011 0.012	0.013 0.015	Ω Ω

Table 6. **Dynamic** 

	Symbol	Parameter	1 st conditions	Min.	Тур.	Max.	Unit
	g <sub>fs</sub> (1)	Forward transconductance	√ <sub>ລຣ</sub> =10 V, I <sub>D</sub> = 6.5 A		32		S
	C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> =25 V, f=1 MHz, V <sub>GS</sub> =0		965 285 38		pF pF pF
	Qg Qgs	īctal gate charge Gate-source charge Gate-drain charge	$V_{DD}$ =15 V, $I_{D}$ = 13 A $V_{GS}$ =4.5 V (see Figure 8)		9 3.7 3	12	nC nC nC
absole	$R_{G}$	Gate input resistance	f=1 MHz gate DC bias = 0 test signal level = 20 mV open drain	0.5	1.5	2.5	Ω
OF	1. Pulsed: ¡	oulse duration=300 μs, duty cycle	1.5%				

<sup>1.</sup> Pulsed: pulse duration=300 μs, duty cycle 1.5%

Table 7. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Turn-on delay time Rise time Turn-off delay time Fall time	$V_{DD}$ =15 V, $I_{D}$ = 6.5 A, $R_{G}$ =4.7 $\Omega$ , $V_{GS}$ =4.5 V (see Figure 14)		15 32 18 8.5		ns ns ns

Table 8. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
I <sub>SD</sub>	Source-drain current				3	A
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)				52	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> =13 A, V <sub>GS</sub> =0	4 O		1.3	٧
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	I <sub>SD</sub> =13 A, di/dt = 100 A/µs, V <sub>DD</sub> =20 <sup>1</sup> /, <sup>7</sup> / <sub>J</sub> =1. <sup>5</sup> 0 <sup>1</sup> C (see Figure 16)		24 17.4 1.45		ns nC A

<sup>1.</sup> Pulse width limited by safe operating area

<sup>2.</sup> Pulsed: pulse duration=300 μs, duty cycle 1.5%

Electrical characteristics STL50NH3LL

## 2.1 Electrical characteristics (curves)

Figure 2. Safe operating area

Figure 3. Thermal impedance




Figure 4. Output characteristics

Figure 5. Transfer ct a acceristics





Figure 6. iransconductance

Figure 7. Static drain-source on resistance



6/12

Figure 8. Gate charge vs. gate-source voltage Figure 9. Capacitance variations




Figure 10. Normalized gate threshold voltage vs. temperature

Figure 11. Normalized on resistance vs. temperature





Figure 12. Sourco-drain diode forward characteristics

Figure 13. Normalized B<sub>VDSS</sub> vs. temperature



Test circuit STL50NH3LL

# 3 Test circuit

Figure 14. Switching times test circuit for resistive load

Figure 15. Gate charge test circuit




Figure 16. Test circuit for inductive load switching and diode recovery times

Figure 17. Unclaraped inductive load test





Figure 18. Unclamped inductive waveform

Figure 19. Switching time waveform



577

## 4 Package mechanical data


In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com

Obsolete Product(s).

9/12

## PowerFLAT™ (6x5) MECHANICAL DATA

DIM		mm.			inch	
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
Α	0.80	0.83	0.93	0.031	0.032	0.036
A1		0.02	0.05		0.0007	0.0019
A3		0.20			0.007	
b	0.35	0.40	0.47	0.013	0.015	0.018
D		5.00			0.196	1
D1		4.75			0.187	J
D2	4.15	4.20	4.25	0.163	0.165	0.167
E		6.00		0	ე.236	
E1		5.75			0.226	
E2	3.43	3.48	3.53	0.125	0.137	0.139
E4	2.58	2.63	2.68	0	0.103	0.105
е		1.27	100		0.050	
L	0.70	0.80	r.90	0.027	0.031	0.035



577

STL50NH3LL Revision history

# 5 Revision history

Table 9. Revision history

	Date	Revision	Changes		
	21-Jul-2005	1	First Release		
	14-Apr-2005	2	Final version		
	20-Jun-2005	3	Updated mechanical data		
	22-Jun-2005	4	New Rg value on <i>Table 7</i>		
	30-Sep-2005	5	Inserted ecopack indication		
	04-Jan-2006	6	New footprint		
	30-Mar-2006	7	New template		
	27-Jul-2006	8	Updated Figure 2		
	06-Sep-2006	9	New template, no content change		
	11-Dec-2007	10	Updated E <sub>AS</sub> value on <i>Table 4: Avalanche data</i>		
Obsolete Product(s). Obsolete					

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its sulhsidia. 'eu ('ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and sen ices described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and solvices described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property Liquis is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a trainant covering the use in any manner whatsoever of such third party products or services or any intellectual property containe 2 to 3 in 3 in 3.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE ANCION BALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNE'SE FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN VIRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCT'S OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PF OP ENTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of S. p. or ucts with provisions different from the statements and/or technical features set forth in this document shall immediately void any war and granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liabi. To T.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

577