

## L64710


### 8-Error Correcting Reed-Solomon Codec

#### Description

The L64710 contains an RS (Reed-Solomon) encoder and a RS decoder. This pipelined, high-speed, error-correction device implements an RS code as specified in GMITT (Committee for Mixed Telephone and Television, joint CCITT/CCIR (Consultative Committee on International Telephones and Telegraphs/ Consultative Committee on International Radio)) recommendation CCIR723. The encoder appends 16 redundant check bytes to every K message bytes. The message length K is user-programmable between 38 and 239. Each RS codeword consists of  $N = K + 16$  bytes of data. Thus the codeword length N may range between 54 and 255 bytes.

The decoder is capable of correcting up to 8-byte errors per codeword. Sustained throughput data rates up to 40 Mbytes per second (commercial) are supported for both the encoder and decoder.

The L64710 is ideally suited for ensuring data integrity in high-performance storage media,



**L64710 Chip**

communication channels and digital television transmission (CCIR723). The device is implemented in a 1.0 micron drawn gate length (0.7 micron effective channel length) HCMOS technology.

#### Introduction

The L64710 codec has two new operating modes: the Error Pattern mode and the Error Count mode. These two modes allow the L64710 to give the exact position, type and number of errors.

##### Error Pattern Mode

When the Error Pattern mode is enabled, the DDO bus outputs error patterns rather than corrected data. These patterns give the exact position of errors in a codeword. Each bit of the pattern corresponds to one bit of the codeword. If a bit in the error pattern is set, the corresponding bit of the codeword is in error. The Error Pattern mode is ideal for channel characterization in a development environment.

The Error Pattern mode is enabled when the EPTFN register is equal to one. See the subsection entitled "Loading the Control Inputs" on how to set this register.

##### Error Count Mode

When the Error Count mode is enabled, the DDO bus outputs an error count during the check period. (The check period is the time during which the L64710 outputs redundant bytes on the DDO bus.) The L64710 outputs the

number of bit errors during the last cycle of the check period. The L64710 outputs the number of byte errors during the next to the last clock cycle of the check period. The eight-bit DDO bus carries each error count as a binary number. The L64710 reports byte error counts between zero and eight, and it reports bit error counts between zero and 64. When error counts exceed these maximum values, the L64710 drives the DFAIL output HIGH. The Error Count mode allows the user to monitor the number of errors without the loss of corrected message data.

##### Loading the Control Inputs

Two control words control the operation of the L64710. The codec latches the data on the eight-bit CI (Control Input) bus into the register specified by the state of REGSEL when WE is LOW. Table 2a is a memory map that shows which registers. Table 2a replaces Table 2 on page 8 of the databook. All registers shown in Table 2a, except EPTFN and ECNT, are described on page 8 of the databook.

When EPTFN is equal to one, the Error Pattern mode is enabled. When ECTN is equal to one, the Error Count mode is enabled. The preceding two subsections describe these modes.

**L64710**  
**8-Error Correcting**  
**Reed-Solomon Codec**

**Introduction (Continued)**

No more than one of the following registers may be set to one at the same time: CORRDIS, EPTRN or ECNT. If the DFAIL signal is HIGH,


more than eight byte errors exist in a codeword. The data and any error information on that particular codeword are unreliable.

**Features**

- Eight bits (1 byte) per code symbol
- Sixteen bytes of redundancy per codeword
- Percentage redundancy as low as 6.7%
- Corrects up to 8 byte errors per codeword
- Corrects single burst up to 57 bits long
- Systematic Reed-Solomon code for easy retrieval of message data
- User-selectable codeword length of between 54 and 255 bytes
- Separate encoder and decoder for full duplex operation
- Complies with CCIR723
- Pipelined architecture with high data rate
 

	<b>Commercial</b>	<b>Military</b>
	40 MHz	40 MHz
	30 MHz	30 MHz
- Fully static design with no minimum speed requirement
- Built-in test modes
- Available in a 68-pin CPGA (Ceramic Pin Grid Array) package

**Block Diagram**



www.DataSheet4U.com

## L64710 8-Error Correcting Reed-Solomon Codec

### Pin Listing and Description

The descriptions given in the following table assumes normal mode operation. For details of the test modes of operations, see the section entitled Test Mode Operations.

#### CI.0-CI.7

Control input bus. The bus is used to load the codeword length and other control information.

#### $\overline{WE}$

Active-LOW write enable for the CI inputs. When  $\overline{WE}$  is LOW, new data is written into the register specified by the REGSEL pin.

#### REGSEL

Control register select. Determines whether the N register or the CONTROL register is loaded with the data on the CI bus when WE goes LOW.

#### ECLK

Encoder system clock, active at the rising edge. All encoder inputs (EDI and EIMS) are clocked into the encoder with the rising edge of ECLK. All encoder outputs (EDO and EOMS) are clocked out from the encoder with the rising edge of ECLK.

#### EDI.0-EDI.7

Eight-bit wide encoder data input bus. The data on this bus is clocked into the encoder with the rising edge of ECLK. Each block of K contiguous bytes of messages must be followed by 16 cycles of check time for insertion of redundant check bytes. The data on the input data bus is ignored during check time. The check time is then followed by a variable number of bytes (possibly zero) of optional intercodeword information. The intercodeword information could be sync patterns or frame numbers.

#### EIMS

Indicates the start of encoder input message. EIMS is clocked into the encoder with the rising edge of ECLK. A HIGH on EIMS indicates that the first of the K bytes of messages in a codeword will appear on the EDI bus in the following clock cycle.

#### EDO.0-EDO.7

Eight-bit wide encoder data output bus. The data on this bus is clocked out from the encoder with the rising edge of ECLK. The out-

put message data is delayed from the input message data by three clock cycles. The 16 bytes of redundancy generated by the encoder follow the K bytes of message data. Any optional intercodeword information present on the EDI bus is not altered by the encoder. It is delayed by three clock cycles before being output on the EDO bus.

#### EOMS

Indicates the start of encoder output message. EOMS is clocked out from the encoder with the rising edge of ECLK. A HIGH on EOMS indicates that the first of the K bytes of messages in a codeword will appear on the EDO bus in the following clock cycle. EOMS is delayed from EIMS by three clock cycles.

#### DCLK

Decoder system clock, active at the rising edge. All decoder inputs (DDI and DIMS) are clocked into the decoder with the rising edge of DCLK. All decoder outputs (DDO, DCMS, DFAIL, TDINC) are clocked out from the decoder with the rising edge of DCLK.

#### DDI.0-DDI.7

Eight-bit wide decoder data input bus. The data on this bus is clocked into the decoder with the rising edge of DCLK. Each block of N contiguous bytes of codeword data may be followed by any number (possibly zero) of clock cycles of intercodeword information. The intercodeword information has no effect on the operation of the decoder.

#### DIMS

Indicates the start of decoder input message. DIMS is clocked into the decoder with the rising edge of DCLK. A HIGH on DIMS indicates that the first of the K bytes of messages in a codeword will appear on the DDI bus in the following clock cycle.

#### DDO.0-DDO.7

Eight-bit wide decoder data output bus. The data on this bus is clocked out from the decoder with the rising edge of DCLK. The output decoded data is delayed from the input codeword data by  $N + 91$  clock cycles. Any optional intercodeword information present on the DDI bus is not altered by the decoder. It is delayed by  $N + 91$  clock cycles before being output on the DDO bus.

## L64710

### 8-Error Correcting Reed-Solomon Codec

#### Pin Listing and Description (Continued)

#### DCMS

Indicates the start of decoder output message. DCMS is clocked out from the decoder with the rising edge of DCLK. A HIGH on DCMS indicates that the first of the K bytes of messages in a codeword will appear on the DDO bus in the following clock cycle. DCMS is delayed from DIMS by  $N + 91$  clock cycles.

#### DFAIL

Decoding failure flag. DFAIL is valid only on the clock cycle during which the last byte of a codeword comes out on the DDO bus. A HIGH indicates that there are more than 8 byte errors in the codeword. When this happens, the RS code fails to correct the errors. The

data in that particular codeword should not be trusted.

#### TDINC

A HIGH indicates incorrect output test data on the DDO bus in test modes B and D. This signal should be ignored during normal mode operation.

#### RESET

Reset pin used for LSI Logic internal testing. RESET should be held LOW by the user.

#### TOUT

LSI Logic internal output test pin. TOUT should be left unconnected by the user.

#### L64710 Pin Description Summary

#### L64710 Pin Description Summary

Pin	No. of Pins	I/O	Description
DDI.0-DDI.7	8	I	Decoder data input
DDO.0-DDO.7	8	O	Decoder data output
EDI.0-EDI.7	8	I	Encoder data input
EDO.0-EDO.7	8	O	Encoder data output
CI.0-CI.7	8	I	Control input bus
REGSEL	1	I	Register select
$\overline{WE}$	1	I	Write enable
DCLK	1	I	Decoder system clock
ECLK	1	I	Encoder system clock
DIMS	1	I	Decoder input message start
DCMS	1	O	Decoder output message start
EIMS	1	I	Encoder input message start
ECMS	1	O	Encoder output message start
DFAIL	1	O	Decoder failure flag
TDINC	1	O	Test failure flag
RESET	1	I	Internal reset - always low
TOUT	1	O	Internal test output - no connect

## L64710

### 8-Error Correcting Reed-Solomon Codec

#### Architecture

The L64710's two main sections, the encoder and the decoder, run on two separate clocks. The encoder accepts message data from either the encoder input data bus or the internal test data generator. This selection is controlled by MUXA. The data input to the decoder is the exclusive CR of the following two buses:

1. Decoder input data bus or data from internal test error generator (controlled by MUXB),
2. Zero or encoder output data bus (controlled by MUXC)

The codeword length N and other control signals are stored in the N register and the CONTROL register respectively. The signals stored in the CONTROL register include the select signals CTRLA, CTRLB, and CTRLC for MUXA, MUXB, and MUXC respectively. These signals define the various modes of operation as described in Table 1.

**Table 1. Modes of Operations**

CTRLA	CTRLB	CTRLC	Description
0	0	0	Normal mode Independent encoder and decoder External data (EDI and DDI) for both encoder and decoder inputs
1	0	0	Invalid combination
0	1	0	Invalid combination
1	1	0	Invalid combination
0	0	1	Test mode A External data for encoder input Encoder output fed internally to decoder DDI bus used to input noise into decoder
1	0	1	Test mode B Internal test data for encoder input Encoder output fed internally to decoder DDI bus used to input noise into decoder
0	1	1	Test mode C External data for encoder input Encoder output fed internally to decoder Internally generated test errors
1	1	1	Test mode D Internal test data for encoder input Encoder output fed internally to decoder Internally generated test errors

#### Normal Mode Operation

The encoder and decoder operate independently. The encoder clock ECLK and decoder clock DCLK are asynchronous with respect to each other.

The encoder appends 16 redundant check bytes following every K message byte to form a codeword of length  $N = K + 16$  bytes. The data on the EDI bus during the 16 bytes of check time is ignored by the encoder. It is replaced by the redundant check bytes on the EDO bus. Both the message bytes and the optional intercodeword information are left unchanged. The delay through the encoder is three clock cycles.

The decoder processes N bytes of codeword data and outputs the decoded data on the DDO

bus. When the control signal CORRDIS is LOW, the error-correction mode in the decoder is activated. If there are 8 byte-errors or less among the N-byte codeword, errors are corrected and the output signal DFAIL is LOW. A HIGH on DFAIL indicates that more than 8 byte-errors exist in the codeword.


When the control signal CORRDIS is HIGH, error correction is disabled. When this happens, the decoder passes data through unchanged.

The delay through the decoder is  $N + 91$  clock cycles.


**L64710**  
**8-Error Correcting**  
**Reed-Solomon Codec**

**Normal Mode**  
**Operation**  
 (Continued)

**Encoder Functional Timing Diagram**



**Decoder Functional Timing Diagram**



www.DataSheet4U.com

## L64710

### 8-Error Correcting Reed-Solomon Codec

#### Test Mode Operations

When the device operates in the test mode, noise is added to the encoded data. The noisy data is then fed into the decoder to test the error-correction capability of the RS code. Due to the interaction between the encoder and decoder, the two clocks ECLK and DCLK must be tied together. The input signal DIMS is ignored during test mode operations.

#### Test Mode A

The encoder obtains its message data from the EDI bus. The DDI bus is used to add noise to the encoded data. The output signal TDINC should be ignored during this mode of operation.

#### Test Mode B

The encoder uses internally generated test data as messages. No intercodeword information is inserted. The input signals EDI and EIMS are both ignored. The DDI bus is used to add noise to the encoded data. A HIGH on the TDINC signal indicates incorrect output test data on the DDO bus. The logic level of TDINC depends on how much noise is added to the encoded data through the DDI bus and whether correction is turned off using the CORFDIS signal.

#### Test Mode C

The encoder obtains its message data from the EDI bus. The noise is internally generated. A test error is inserted into the encoded data stream once every 15 clock cycles. The DDI bus is ignored by the device. The user should ignore the output TDINC signal.

#### Test Mode D

The encoder uses internally generated data as messages. No intercodeword information is inserted. The input signals EDI and EIMS are both ignored. The noise is internally generated. A test error is inserted into the encoded data stream once every 15 clock cycles. The DDI bus is ignored by the device. A HIGH on the TDINC signal indicates incorrect output test data on the DDO bus. Since the frequency of error is fixed at once every 15 cycles, the logic level of TDINC depends on the codeword length N. For example, with N = 54, the number of errors per codeword is either three or four. All such errors should be corrected and TDINC should remain LOW (assuming CORFDIS is LOW). With N = 135, the number of errors per codeword is always nine. The decoder fails to correct such errors. TDINC should not always remain LOW. This test mode is the most convenient diagnostic check for the device. The procedure consists only of loading the control information and observing the TDINC signal.

#### Test Data

The internally generated test data is obtained from a periodic pseudo-random sequence of period 2047. The pseudo-random sequence is generated by the recursion  $x_n = x_{n-9} + x_{n-11}$  over the binary field. The TDINC signal indicates whether the output test data still satisfies the same recursion.

#### Test Error

The internally generated test errors occur once every 15 clock cycles. The error pattern is 11111111.



## L64710

### 8-Error Correcting Reed-Solomon Codec

#### Loading the Control Inputs

The operation of the device is controlled by two internally latched control words. The data on the 8-bit  $C_i$  bus is latched into the register specified by REGSEL when WE is LOW. The memory map for this device is given in Table 2.

CORRDIS is the correction disable signal. A HIGH on CORRDIS internally turns off correction in the decoder. When this happens, the decoder serves as a delay line of  $N + 91$  clock cycles.

**Table 2 Memory Map**

REGSEL	$C_i.7$	$C_i.6$	$C_i.5$	$C_i.4$	$C_i.3$	$C_i.2$	$C_i.1$	$C_i.0$
0	N.7	N.6	N.5	N.4	N.3	N.2	N.1	N.0
1	ECNT	EPTRN	BTST	ATST	CORRDIS	CTRLC	CTRLB	CTRLA

$N.0-N.7$  controls the length  $N$  of the code-words.  $N$  is restricted to lie between 54 and 255 bytes.  $N.0-N.7$  contain the bits of  $N$  expressed in binary. For example, with  $N = 255$ , the signals  $N.0-N.7$  are all HIGH.

ATST and BTST are controls for internal LSI Logic tests. They should always be set LOW by the user.

CTRLA, CTRLB, and CTRLC are the selects for the multiplexers MUXA, MUXB, and MUXC respectively. They select the various modes of operations.

#### Initialization

To properly initialize the decoder, after the control inputs are loaded, DCLK needs to be

active for at least 512 cycles before the first code word is input on the DDI bus.

#### Algebraic Description of the Reed-Solomon Code\*

This section is intended for those mathematically inclined users who are interested in the algebraic aspects of the implemented RS code. It may be ignored by other users who are only interested in the functionality of the device.

where  $\alpha$  is a root of the binary primitive polynomial  $x^8 + x^4 + x^3 + x^2 + 1$ . A data byte  $(d_7, d_6, \dots, d_1, d_0)$  is identified with the element  $d_7\alpha^7 = d_6\alpha^6 + \dots + d_1\alpha + d_0$  in  $GF(256)$ , the finite field with 256 elements.

The generator polynomial of the RS code is given by

$$\prod_{i=0}^{15} (x + \alpha^i)$$

\* Recommended code for the transmission of contribution-quality digital television signals (CCIR723).



**L64710**  
**8-Error Correcting**  
**Reed-Solomon Codec**

**Application Example**

This section describes an example of utilizing the L64710 for ensuring data integrity in a data storage or communication system. The noisy channel may be a storage device (magnetic tape, magnetic disk, optical disk) or a communication channel. Although this example does not correspond to a particular real-life system, it illustrates the role played by the L64710 in the implementation of highly reliable systems. The following description assumes that the noisy channel is a storage device. However, the same principles also apply to a communication channel.

bytes in an RS codeword are separated by three other data bytes on the storage media. A 32-byte long error burst within a sector on the media corrupts 8 bytes in each of the four codewords in the sector. Since the RS code is capable of correcting up to 8-byte errors per codeword, the error burst is corrected by the coding system. This technique is called interleaving. It increases the burst correction capability of the code.


**Sector Format**

The data on the storage media is organized into sectors. Each sector contains a sync pattern followed by 512 bytes of message data and 64 bytes of redundant check data.

Sync Pattern	512 Message Bytes	64 Check Bytes
--------------	-------------------	----------------

There are four Reed-Solomon codewords per sector. Each column in the following diagram is an RS codeword (128 message bytes followed by 16 check bytes). The data in this diagram is written onto the storage media row by row, instead of codeword by codeword (column by column). Thus two consecutive data

**Interleaver/Deinterleaver Memory**




**Recording Operation**

The RS encoder appends 16 bytes of check data to every 128 bytes of message data to form an RS codeword. Four such codewords constitute the data bytes in a sector. The four codewords are written in the interleaver mem-

ory column by column and read out row by row. The formatter inserts sync patterns at the beginning of sectors. The formatted data is then modulated and written onto the storage media.

**Recording Operation Data Flow**




**Playback Operation**

The signals from the storage media are first demodulated. The synchronizer looks for the sync pattern in the demodulated signals to identify the beginning of a sector. This sync information is needed for the operation of the deinterleaver. Data is written in the deinter-

leaver memory row by row and read out column by column. Deinterleaved data passes into the RS decoder for error correction. The input DIMS signal for the RS decoder (indicates the start of decoder input message) is derived from the sync information produced by the synchronizer.

**Playback Operation Data Flow**




www.DataSheet4U.com

**L64710**  
**8-Error Correcting**  
**Reed-Solomon Codec**

**Application Example**  
 (Continued)

**Performance**  
 The percentage redundancy of the RS code in this example is  $16/128 = 12.5\%$ . With this modest amount of overhead, the coding system corrects error bursts up to 32 bytes long. The random error-correction capability of the code is summarized in the following chart. For a random input byte error rate of  $10^{-2}$ , the corresponding output byte error rate is less than  $10^{-25}$ .




**Performance Analysis**

Data entering the L64710 decoder may be corrupted. A bit error occurs when a transmitted "0" is received as a "1" or vice versa. A byte error occurs when one or more bits in the byte have errors. For example, a byte with only one bit error is counted as one byte error, and a byte with 8 bit-errors (all bits are flipped) is also counted as one byte error. As long as

there are no more than 8 byte-errors in a codeword, the RS decoder corrects all these errors.

Since a 58-bit burst may corrupt as many as 9 consecutive bytes, as shown in the following figures, the maximum guaranteed correctable burst length is 57 bits.

**58-Bit Burst Example:** (Each "e" represents one bit-error)



The performance of the code against independent random byte errors can be computed using the

$$q = \sum_{i=9}^N \frac{i}{N} \binom{N}{i} p^i (1-p)^{N-i}$$

where N denotes the codeword length, p denotes the input byte error rate, q denotes the output byte error rate and  $N/i$  is the binomial coefficient which represents the number of ways of choosing i items from a collection of N distinct items.

When there are more than 8 byte-errors in a codeword, the RS decoder usually detects the presence of excessive errors and notifies the user by asserting the DFAIL signal HIGH. However, there is a small probability that the erroneous decoded codeword remains undetected. The undetected erroneous codeword rate is given by:

$$\frac{1}{8!} \left( \frac{N}{255} \right)^8 \sum_{i=9}^N \binom{N}{i} p^i (1-p)^{N-i}$$

**L64710**  
**8-Error Correcting**  
**Reed-Solomon Codec**

**Operating Characteristics**

**Absolute Maximum Ratings** (Reference to GND)

Parameter	Symbol	Limits	Units
DC supply voltage	VDD	-0.3 to +7	V
Input voltage	VIN	-0.3 to VDD +0.3	V
DC input current	IIN	±10	mA
Storage temperature range	TSTG	-65 to +150	°C

**Recommended Operating Conditions**

Parameter	Symbol	Limits	Units
DC supply voltage	VDD	+3 to +6	V
Operating ambient Temperature range			
Military	TA	-55 to +125	°C
Commercial	TA	0 to +70	°C

**DC Characteristics:** Specified at VDD = 5V over the specified temperature and voltage ranges<sup>(1)</sup>

Symbol	Parameter	Condition	Min	Typ	Max	Units
VIL	Low level input voltage				0.8	V
VIH	High level input voltage	Commercial temperature range	2.0			V
		Military temperature range	2.25			V
IIN	Input current	VIN = VDD	-370		400	µA
VCH	High level output voltage	Command Mil IOH = -4 mA	2.4	4.5		V
VCL	Low level output voltage	Command Mil IOL = 4 mA		0.2	0.4	V
IOS	Output short circuit current <sup>(2)</sup>	VDD = Max, VO = VDD	30	75	140	mA
		VDD = Max, VO = OV	-25	-70	-140	mA
IDDQ	Quiescent supply current	VIN = VDD or VSS			10	mA
IDD	Operating supply current <sup>(3)</sup>	tECYCLE, tDCYCLE = 33 ns		300		mA
CIN	Input capacitance	Any Input		2.5		pF
COUT	Output capacitance	Any Output		2.0		pF

Notes:

- Commercial temperature range is 0°C to +70°C, ±5% power supply; military temperature range is -55°C to +125°C, ±10% power supply.
- Not more than one output should be shorted at a time. Duration of short circuit test must not exceed one second.
- For 30 MHz device.

**L64710**  
**8-Error Correcting**  
**Reed-Solomon Codec**

**AC Switching Characteristics: Commercial** (TA = 0°C to 70°C, VDD = 4.75 V to 5.25 V)

Symbol	Parameter	L64710-40		L64710-30	
		Min	Max	Min	Max
t <sub>WW</sub>	WE pulse width, LOW	13		17	
t <sub>CS</sub>	Cl, input setup time	7		8	
t <sub>CH</sub>	Cl, input hold time	0		0	
t <sub>RS</sub>	REGSEL input setup time	7		8	
t <sub>RH</sub>	REGSEL input hold time	0		0	
t <sub>ECYCLE</sub>	ECLK cycle time	25		33	
t <sub>EPH</sub>	ECLK pulse width, HIGH	10		12	
t <sub>EPL</sub>	ECLK pulse width, LOW	10		12	
t <sub>ES</sub>	BMS, EDI input setup time	7		8	
t <sub>EH</sub>	BMS, EDI input hold time	0		0	
t <sub>ED</sub>	EQMS, EDO output delay		19		25
t <sub>DCYCLE</sub>	DCLK cycle time	25		33	
t <sub>DPH</sub>	DCLK pulse width, HIGH	10		12	
t <sub>DPL</sub>	DCLK pulse width, LOW	10		12	
t <sub>DS</sub>	DIMS, DDI input setup time	7		8	
t <sub>DH</sub>	DIMS, DDI input hold time	0		0	
t <sub>DD</sub>	DOMS, DDO, DFAIL, TDINC output delay		19		25


**AC Switching Characteristics: Military** (TA = -55°C to 125°C, VDD = 4.75 V to 5.25 V)

Symbol	Parameter	L64710-30		L64710-25	
		Min	Max	Min	Max
t <sub>WW</sub>	WE pulse width, LOW	17		20	
t <sub>CS</sub>	Cl, input setup time	8		10	
t <sub>CH</sub>	Cl, input hold time	0		0	
t <sub>RS</sub>	REGSEL input setup time	8		10	
t <sub>RH</sub>	REGSEL input hold time	0		0	
t <sub>ECYCLE</sub>	ECLK cycle time	33		40	
t <sub>EPH</sub>	ECLK pulse width, HIGH	12		15	
t <sub>EPL</sub>	ECLK pulse width, LOW	12		15	
t <sub>ES</sub>	BMS, EDI input setup time	8		10	
t <sub>EH</sub>	BMS, EDI input hold time	0		0	
t <sub>ED</sub>	EQMS, EDO output delay		25		30
t <sub>DCYCLE</sub>	DCLK cycle time	33		40	
t <sub>DPH</sub>	DCLK pulse width, HIGH	12		15	
t <sub>DPL</sub>	DCLK pulse width, LOW	12		15	
t <sub>DS</sub>	DIMS, DDI input setup time	8		10	
t <sub>DH</sub>	DIMS, DDI input hold time	0		0	
t <sub>DD</sub>	DOMS, DDO, DFAIL, TDINC output delay		25		30


**L64710**  
**8-Error Correcting**  
**Reed-Solomon Codec**

**ACTiming Waveforms**


**Control Section**



**Encoder Section**




**Decoder Section**



**L64710**  
**8-Error Correcting**  
**Reed-Solomon Codec**

**Pinout Diagram**

**68-Pin Ceramic Pin Grid Array (CPGA)**




**Packaging**

**68-Pin Ceramic Pin Grid Array:** See NB Package in Package Selector Guide

**Ordering Information**

**L64710 G M -XX**



## LSI Distributors

**Alabama**

Huntsville  
Hamilton Hallmark  
Tel: 800.633.2918

Wyle Electronics  
Tel: 800.964.9953

**Arizona**

Phoenix  
Hamilton Hallmark  
Tel: 800.528.8471

Wyle Electronics  
Tel: 602.804.7000

**Tempe**

Hamilton Hallmark  
Tel: 602.414.7705

**California**

Oliver City  
Hamilton Hallmark  
Tel: 310.558.2000

**Irvine**

Hamilton Hallmark  
Tel: 714.789.4100

■ Wyle Electronics  
Tel: 714.789.9953

**Los Angeles**

Wyle Electronics  
Tel: 818.880.9000

**Rocklin**

Hamilton Hallmark  
Tel: 916.624.9781

**Sacramento**

Wyle Electronics  
Tel: 916.638.5282

**San Diego**

Hamilton Hallmark  
Tel: 619.571.7540

Wyle Electronics  
Tel: 619.565.9171

**San Jose**

■ Hamilton Hallmark  
Tel: 408.435.3500

**Santa Clara**

Wyle Electronics  
Tel: 408.727.2500

**Woodland Hills**

Hamilton Hallmark  
Tel: 818.594.0404

**Colorado**

Colorado Springs  
Hamilton Hallmark  
Tel: 719.637.0055

**Denver**

■ Wyle Electronics  
Tel: 303.457.9953

**Englewood**

Hamilton Hallmark  
Tel: 303.790.1662

**Connecticut**

Cheshire  
Hamilton Hallmark  
Tel: 203.271.2844

**Florida**

Fort Lauderdale  
Hamilton Hallmark  
Tel: 305.484.5482

Wyle Electronics  
Tel: 305.420.0500

**Largo**

Hamilton Hallmark  
Tel: 800.282.9350

**Orlando**

Wyle Electronics  
Tel: 407.740.7450

**Tampa/N. Florida**

Wyle Electronics  
Tel: 800.395.9953

**Winter Park**

Hamilton Hallmark  
Tel: 407.657.3317

**Georgia**

Atlanta  
Wyle Electronics  
Tel: 800.876.9953

**Duluth**

Hamilton Hallmark  
Tel: 800.241.8182

**Illinois**

Arlington Heights  
Hamilton Hallmark  
Tel: 708.797.7300

**Chicago**

Wyle Electronics  
Tel: 708.620.0969

**Iowa**

Carmel  
Hamilton Hallmark  
Tel: 800.829.0146

**Kansas**

Overland Park  
Hamilton Hallmark  
Tel: 800.332.4375

**Kentucky**

Lexington  
Hamilton Hallmark  
Tel: 800.235.6039

**Maryland**

Baltimore  
Wyle Electronics  
Tel: 410.312.4844

**Columbia**

Hamilton Hallmark  
Tel: 800.638.5988

**Massachusetts**

Boston  
■ Wyle Electronics  
Tel: 800.444.9953

**Peabody**

■ Hamilton Hallmark  
Tel: 508.532.3701

**Michigan**

Plymouth  
Hamilton Hallmark  
Tel: 313.416.5800

**Minnesota**

Bloomington  
Hamilton Hallmark  
Tel: 612.881.2600

**Minneapolis**

Wyle Electronics  
Tel: 800.860.9953

**Missouri**

Earth City  
Hamilton Hallmark  
Tel: 314.291.5350

**New Jersey**

Mt. Laurel  
Hamilton Hallmark  
Tel: 609.222.6400

**No. New Jersey**

Wyle Electronics  
Tel: 201.882.8358

**Parsippany**

Hamilton Hallmark  
Tel: 201.515.1641

**New Mexico**

Albuquerque  
Hamilton Hallmark  
Tel: 505.293.5119

**New York**

Hauppauge  
Hamilton Hallmark  
Tel: 516.737.7400

**Long Island**

Wyle Electronics  
Tel: 516.293.8446

**Rochester**

Hamilton Hallmark  
Tel: 800.462.6440

**North Carolina**

Raleigh  
Hamilton Hallmark  
Tel: 919.872.0712

**Wyle Electronics**

Tel: 919.469.1502

**Ohio**

Cleveland  
Wyle Electronics  
Tel: 216.248.9996

**Dayton**

Hamilton Hallmark  
Tel: 800.423.4688

Wyle Electronics  
Tel: 513.436.9953

**Solon**

Hamilton Hallmark  
Tel: 216.498.1100

**Toledo**

Wyle Electronics  
Tel: 419.861.2622

**Worthington**

Hamilton Hallmark  
Tel: 614.888.3313

**Oklahoma**

Tulsa  
Hamilton Hallmark  
Tel: 918.254.6110

**Oregon**

Beaverton  
Hamilton Hallmark  
Tel: 503.526.6200

**Portland**

Wyle Electronics  
Tel: 503.643.7900

**Pennsylvania**

Philadelphia  
Wyle Electronics  
Tel: 800.871.9953

**Texas**

Austin  
Hamilton Hallmark  
Tel: 512.258.8848

Wyle Electronics  
Tel: 800.365.9953

**Dallas**

Hamilton Hallmark  
Tel: 214.553.4302

Wyle Electronics  
Tel: 800.955.9953

**Houston**

Hamilton Hallmark  
Tel: 713.787.8300

Wyle Electronics  
Tel: 713.784.9953

**San Antonio**

Wyle Electronics  
Tel: 210.697.2816

**Utah**

Salt Lake City  
Hamilton Hallmark  
Tel: 801.266.2022

Wyle Electronics  
Tel: 801.974.9953

**Washington**

Fedmond  
Hamilton Hallmark  
Tel: 206.881.6697

**Seattle**

Wyle Electronics  
Tel: 800.248.9953

**Wisconsin**

Milwaukee  
Wyle Electronics  
Tel: 800.867.9953

**New Berlin**

Hamilton Hallmark  
Tel: 414.780.7200

■ Distributors with  
Design Resource Centers



## Sales Offices and Design Centers

**LSI Logic Corporation**  
Corporate Headquarters  
Tel: 408.433.8000  
Fax: 408.433.8989

### NORTH AMERICA

#### California

Irvine  
■ Tel: 714.553.5600  
Fax: 714.474.8101

#### San Diego

Tel: 619.635.1300  
Fax: 619.635.1350

#### Silicon Valley

Tel: 408.433.8000  
Fax: 408.954.3353  
Design Center  
Tel: 408.433.8000  
Fax: 408.433.2820

#### Colorado

Boulder  
Tel: 303.447.3800  
Fax: 303.541.0641

#### Florida

Boca Raton  
Tel: 407.989.3236  
Fax: 407.989.3237

#### Georgia

Atlanta  
Tel: 770.395.3808  
Fax: 770.395.3811

#### Illinois

Schaumburg  
■ Tel: 847.995.1600  
Fax: 847.995.1622

#### Kentucky

Bowling Green  
Tel: 502.793.0010  
Fax: 502.793.0040

#### Maryland

Bethesda  
■ Tel: 301.897.5800  
Fax: 301.897.8389

#### Massachusetts

Waltham  
■ Tel: 617.890.0180  
Fax: 617.890.6158

#### Minnesota

Minneapolis  
■ Tel: 612.921.8300  
Fax: 612.921.8399

#### New Jersey

Edison  
■ Tel: 908.549.4500  
Fax: 908.549.4802

#### New York

New York  
Tel: 716.223.8820  
Fax: 716.223.8822

#### North Carolina

Faleigh  
Tel: 919.783.8833  
Fax: 919.783.8909

#### Oregon

Beaverton  
Tel: 503.645.0589  
Fax: 503.645.6612

#### Texas

Austin  
Tel: 512.388.7294  
Fax: 512.388.4171

#### Dallas

■ Tel: 214.788.2966  
Fax: 214.233.9234

#### Houston

Tel: 713.379.7800  
Fax: 713.379.7818

#### Washington

Bellevue  
Tel: 206.822.4384  
Fax: 206.827.2884

#### Canada

Ontario  
Ottawa  
■ Tel: 613.592.1263  
Fax: 613.592.3253

#### Toronto

■ Tel: 416.620.7400  
Fax: 416.620.5005

#### Quebec

Montreal  
■ Tel: 514.694.2417  
Fax: 514.694.2699

### INTERNATIONAL

#### Australia

Peptech Pty Ltd  
New South Wales  
Tel: 612.9953.9844  
Fax: 612.9953.9683

#### Denmark

LSI Logic Development  
Centre  
Ballerup  
Tel: 45.44.86.55.55  
Fax: 45.44.86.55.55

#### France

LSI Logic S.A.  
Paris  
■ Tel: 33.1.34.63.13.13  
Fax: 33.1.34.63.13.19

#### Germany

LSI Logic GmbH  
Munich  
■ Tel: 49.89.4.58.33.0  
Fax: 49.89.4.58.33.108

#### Stuttgart

Tel: 49.711.13.96.90  
Fax: 49.711.86.61.428

#### Hong Kong

AVT Industrial Ltd  
Hong Kong  
Tel: 852.2428.0008  
Fax: 852.2401.2105

#### India

LogiCAD India  
Private Ltd  
Bangalore  
Tel: 91.80.526.2500  
Fax: 91.80.338.6591

#### Israel

LSI Logic  
Ramat Hashron  
■ Tel: 972.3.5.403741  
Fax: 972.3.5.403747

#### Netanya

■ Tel: 972.9.657190  
Fax: 972.9.657194

#### Italy

LSI Logic S.P.A.  
Milano  
■ Tel: 39.39.687371  
Fax: 39.39.6057867

#### Japan

LSI Logic KK  
Tokyo  
■ Tel: 81.3.5463.7821  
Fax: 81.3.5463.7820

#### Osaka

■ Tel: 81.6.947.5281  
Fax: 81.6.947.5287

#### Korea

LSI Logic Corporation  
of Korea Ltd  
Seoul  
■ Tel: 82.2.561.2921  
Fax: 82.2.554.9327

#### Singapore

LSI Logic Pte Ltd  
Singapore  
Tel: 65.334.9061  
Fax: 65.334.4749

#### Electronic Resources Ltd

Tel: 65.298.0888  
Fax: 65.298.1111

#### Spain

LSI Logic S.A.  
Madrid  
■ Tel: 34.1.3672200  
Fax: 34.1.3673151

#### Sweden

LSI Logic AB  
Stockholm  
■ Tel: 46.8.444.15.00  
Fax: 46.8.750.66.47

#### Switzerland

#### LSI Logic Sulzer AG

Brugg/Biel  
Tel: 41.32.536363  
Fax: 41.32.536367

#### Taiwan

LSI Logic Asia-Pacific  
Taipei  
■ Tel: 886.2.718.7828  
Fax: 886.2.718.8869

#### Cheng Fong Technology Corporation

Tel: 886.2.910.1180  
Fax: 886.2.910.1175

#### Lumax International Corporation, Ltd

Tel: 886.2.788.3656  
Fax: 886.2.788.3568

#### Macro-Vision Technology, Inc.

Tel: 886.2.698.3350  
Fax: 886.2.698.3348

#### United Kingdom

LSI Logic Europe plc  
Bracknell  
■ Tel: 44.1344.426544  
Fax: 44.1344.481039

■ Sales Offices with Design Resource Centers



Printed on  
Recycled Paper

LSI Logic logo design, ATMizer, BitBuster, CASCADE, Compacted Array Plus, CoreWare and CoreWare logo design, Embedded Array, FlexCore, G-2 HYDRA, MDE and Modular Design Environment are registered trademarks and ATMizer, ChipSizer, C-MDE, Compacted Array, DVIV, First-Time-Right, G10 and G10 logo design, G11, G12, Hyper-LVDS, Iddalyzer, Integra, Internet on a Chip, It Takes Two to Make One of a Kind, JView, Merlin, MiniRISC, MiniSIM, Netcore, PowerPlay, Right-First-Time, Scenario, SerialLink and Video Compute Engine are trademarks of LSI Logic Corporation. SparkIT is a trademark of SPARC International, Inc. and is exclusively licensed to LSI Logic Corporation. All other brand and product names may be trademarks of their respective companies.

LSI Logic Corporation reserves the right to make changes to any products and services herein at any time without notice. LSI Logic does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by LSI Logic; nor does the purchase, lease, or use of a product or service from LSI Logic convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of LSI Logic or of third parties.

Order No. C20019A  
1196500.TPLDLC - Printed in USA