

# L64733C/L64734 Tuner and Satellite Receiver Chipset


## Datasheet



The L64733C/734 chipset is designed for satellite broadcast digital TV. It is compliant with the European digital video broadcast (DVB-S) standard, as well as the technical specifications for DSS systems. The L64733C/734 chipset forms a complete "L-band-to-bits" system.

A typical application of the L64733C/734 chipset is satellite digital TV reception in accordance with the ETS 300 421 standard. Figure 1 shows the L64733C/734 chipset satellite receiver implemented in a typical satellite receiver set-top decoder.

**Figure 1 Set-Top Box Block Diagram**



The L64733C Tuner IC directly down-converts the satellite signal from L-band to baseband; it includes an on-chip synthesizer. Using frequency information programmed into its configuration registers, the L64734 Satellite Receiver generates control signals for the L64733C synthesizer. The L64734 also controls the programming of the low-pass filters on the

L64733C and generates dual automatic gain control (AGC) voltages for the two-stage automatic gain control on the L64733C. A simplified chipset block diagram is shown in Figure 2.

**Figure 2 L64733C/734 Simplified Block Diagram**





Figure 3 shows a more detailed chipset block diagram.

The L64733C accepts the RF In L-Band signal input from the satellite low noise block (LNB) feed. The L64733C handles a fully loaded raster of transponder signals from 925 MHz to 2175 MHz. RF In is internally matched to 75  $\Omega$ ; it requires no matching network between the cable connector and the L64733C input pins, except for a DC-blocking capacitor. The L64733C uses the L64734 INSEL signal to select the appropriate RF function (Normal or Loop-Through Mode).

**Figure 3 Detailed Chipset Block Diagram**



The RF signal is sent to a variable gain stage controlled by the L64734 AGC1 signal. The L64734 adjusts AGC1 in conjunction with AGC2 to maximize the SNR of the RF In signal while maintaining proper levels at the baseband outputs (IOUT and QOUT). The signal then is fed to two mixers in the quadrature demodulator. The mixers are fed with local oscillator signals that are offset by 90 degrees from one another. The quadrature demodulator converts the frequency of the RF In signal directly to baseband while splitting the signal into quadrature I and Q signal paths.

The baseband signals pass through a pair of variable gain amplifiers, controlled through the AGC2 pin by the L64734. The signals then pass through a pair of seventh-order filters for antialiasing. The filter shape is seventh-order Butterworth, followed by a single-pole delay equalizer. The L64734 FLCLK signal controls the filter cutoff frequency, which is related to the baud rate. The filtered baseband output signals are fed to differential output stages at IOUTp, IOUTn, QOUTp, and QOUTn.

The baseband outputs of the L64733C are sent to the L64734 to be digitized by the analog-to-digital converter (ADC). Then, they are sent to a BPSK/QPSK demodulator, filtered, and sent to the L64734 forward error correction (FEC) decoder pipeline, which outputs an MPEG-2 transport stream.

The frequency synthesizer functionality is split between the L64733C and L64734. The Synthesizer Control Module resides on the L64734 and generates control signals for the L64733C Tuner IC frequency synthesizer. The Synthesizer Control Module also contains programmable counters for the synthesizer feedback loop.

The L64733C provides analog functions for the frequency synthesizer, the RF local oscillator, and the crystal reference oscillator. Tuning oscillator signals are generated for the mixers in the 925–2175 MHz range, with a 0.625 MHz step size when using a 5 MHz crystal reference. The on-chip VCO tuning frequency is 543–1088 MHz. To tune channels from 925–1086 MHz, the L64734 disables the frequency doubler (X2 block) on the L64733C. To tune channels from 1086–2175 MHz, the L64734 enables the frequency doubler.

The L64733C can improve half-harmonic rejection. It requires special programming of the frequency doubler control pin (FDOUB), which now

has 3-state operation (see the “Synthesizer Control Interface” section on page 20).

The VCO requires an external resonant tank circuit, which includes varactor diodes to vary the frequency of oscillation.

The VCO signal is fed to the Prescaler block before being passed differentially through the PSOUTp and PSOUTn pins to the L64734. The L64734 MODp and MODn differential signals control the divider ratio for the Prescaler block. The L64734 dynamically changes the divide ratio to ensure that the tuning step size is not affected by the divider. The L64734 contains programmable counters to further divide the signal frequency before it is fed back to the L64733C through the PLLINp and PLLINn pins. The crystal reference oscillator frequency is divided by eight and fed to the phase detector. The phase detector generates a current signal proportional to the difference in phase between PLLINp, PLLINn, and the divided crystal frequency. A charge pump circuit generates current that controls pins CP and FB, and an external transistor to buffer the L64733C against the tuning voltage (28 V). The current is passed through a discrete loop filter and is converted to a tuning voltage that drives the external varactor diodes for the VCO tank circuit. A frequency controlled loop is formed. Changing the frequency divider ratios in the L64734 registers varies the VCO frequency. See Figure 7, on page 23, for more details regarding the external circuitry for the VCO, crystal oscillator, charge pump, tank circuitry, and frequency-controlled loop.

The chipset provides maximum integration and flexibility for system designers at a minimum cost. The number of external components required to build a system is minimal because the synthesizer, variable rate filters, and clock and carrier loops are integrated into the two devices.

---

## Features and Benefits

The following subsections provide a list of system and chipset features.

### System Features

- Direct down-conversion
- Integrated programmable cut-off low-pass filters for variable-rate operation
- Dual AGC for optimizing performance with respect to intermodulation and noise
- Integrated synthesizer
- Integrated quadrature amplitude and phase imbalance compensation
- RF Loop-Through

### Chipset Features

- DVB and DSS system specifications support
- BPSK/QPSK demodulation rates from 1 to 45 Mbaud
- Matched filter (square root raised cosine filter with roll off factor of 20% or 35%)
- Antialiasing filters for operation from 1 to 45 MBaud without switching external SAW filters or the need for low-pass filters
- On-chip digital clock synchronization
- On-chip digital carrier synchronization, featuring a frequency sweep capability for signal acquisition
- Autoacquisition demodulator mode and tuner control through an on-chip microcontroller
- Integrated Phase-Locked Loop (PLL) for clock synthesis, allowing the use of a fundamental mode crystal
- Fast channel switching mode
- Power estimation for AGC
- Programmable Viterbi decoder module for rates 1/2, 2/3, 3/4, 5/6, 6/7, and 7/8


- (204/188), (146/130) Reed-Solomon decoder
- Autosynchronization for Viterbi decoder
- Programmable synchronization for deinterleaver, Reed-Solomon decoder, and descrambler
- Bit error monitoring for channel performance measurements
- Deinterleaver (DVB and DSS)
- Serial host interface compatible with the LSI Logic Serial Control bus interface
- Power-down mode
- On-chip dual differential 6-bit ADCs
- Supports Synchronous Parallel Interface protocol for FEC data output

---

## Chipset Interconnections

Figure 4 illustrates the signals between the L64733C and L64734.

**Figure 4 Chipset Interconnection Diagram**




## L64733C Signal Descriptions

This section describes the L64733C signals. Figure 5 shows the interface diagram of the L64733C. An “n” suffix (for example, ERROROUTn) designates an active LOW signal. Names of differential signals are designated with a “p” suffix for the noninverting side (for example, QOUTp), and with an “n” suffix for the inverting side (for example, QOUTn).



**Figure 5 L64733C Interface Diagram**



As shown in Figure 5, the L64733C has the following major interfaces:

- RF
- Oscillator
- Channel Data
- Prescaler
- Control
- Charge Pump

The following signal descriptions are listed according to the major interface groups.

## RF Signals

The L64733C can accept an RF input signal and loop it to RFOUT, as determined by an on-chip RF switch.

<b>RFINp, RFINn</b>	<b>RF Input</b>	<b>Input</b>
	The RFIN differential signals form the 75 $\Omega$ input. Connect the RFINp signal through a series 100 pF capacitor to a 75 $\Omega$ F video connector and the RFINn signal through a series 75 $\Omega$ resistor and 100 pF capacitor to ground.	
<b>RFOUT</b>	<b>RF Output</b>	<b>Output</b>
	The RFOUT signal is a 75 $\Omega$ output that is active when the INSEL input is deasserted. When active, the signal at RFOUT is a copy of the RFIN signal.	

## Oscillator Signals

The L64733C has two internal oscillators, a crystal oscillator and a tank oscillator.

<b>CFLT</b>	<b>Bias Voltage Bypass</b>	<b>Bidirectional</b>
	Connect the CFLT pin as shown in Figure 7 on page 23.	
<b>TANKp, TANKn</b>	<b>Oscillator Tank Port</b>	<b>Input</b>
	Connect the TANKp and TANKn pins as shown in Figure 7 on page 23.	
<b>VRLO</b>	<b>Local Oscillator Regulator Bypass</b>	<b>Bidirectional</b>
	Connect the VRLO pin as shown in Figure 7 on page 23.	
<b>XTLp, XTLn</b>	<b>Crystal Oscillator Port</b>	<b>Input</b>
	Connect the XTLp and XTLn pins as shown in Figure 7 on page 23.	
<b>XTLOUT</b>	<b>Crystal Out</b>	<b>Output</b>
	This signal provides a buffered clock reference frequency for driving the L64734 XOIN pin.	

## Channel Data Signals

The following signals are the channel data signals from the L64733C to the L64734.

<b>IOUTp, IOUTn</b>	<b>I Channel Baseband Data</b>	<b>Output</b>
	The IOUT differential signals form the in-phase data provided to the L64734.	

## QOUTp, QOUTn

### Q Channel Baseband Data

**Output**

The QOUT differential signals form the quadrature-phase data provided to the L64734.

## Prescaler Signals

The following signals are the prescaler outputs from the L64733C to the L64734.

## PSOUTp, PSOUTn

### Prescaler

**Output**

When the LOBUF signal is LOW, the PSOUT differential signals are the L64733C prescaler outputs.

When LOBUF is HIGH, the Local Oscillator (LO) buffer (50  $\Omega$ ) feeds the PSOUT differential signals.

The programmable counters on the L64734 are clocked on the rising edge of the PSOUT signal.

## Control Signals

The following signals, some of which are generated by the L64734 IC, control the mode of operation of the L64733C IC.

### AGC1

#### Automatic Gain Control 1

**Input**

The AGC1 signal is a high-impedance input from the L64734 that controls RF AGC circuitry. The AGC1 voltage has a range of 0.5 V to 4.8 V.

### AGC2

#### Automatic Gain Control 2

**Input**

The AGC2 signal is a high-impedance input from the L64734 that controls RF AGC circuitry.

### CPG[2:1]

#### Charge Pump Gain

**Input**

The CPG[2:1] signals set the charge pump gain according to the table below.

Charge Pump Current (typ), mA			
CPG1	CPG2	FB HIGH	FB LOW
0	0	0.1	-0.1
0	1	0.3	-0.3
1	0	0.6	-0.6
1	1	1.8	-1.8

**FDOUB** **Frequency Doubler** **Input**

When FDOUB is asserted, the L64733C local oscillator frequency is internally doubled and fed to the mixers. When FDOUB is deasserted, the oscillator frequency is not doubled before being fed to the mixers.

Bit 6 of register 79, group 4 (APR 79), controls the L64734 FDOUB output pin, which enables or disables the frequency doubler on the L64733C.

The FDOUB pin is set as shown in the table below, where  $F_{\text{switch}}$  is the frequency at which the frequency doubler is enabled or disabled.

Frequency	FDOUB APR 79[6]	TRI APR 79[2]	FDOUB Pin
925 MHz– $F_{\text{switch}}$	0	0	LOW
$F_{\text{switch}}$ –1680 MHz	1	1	3-state
1680–2175 MHz	1	0	HIGH

This method of control preserves the compatibility with the L64733B, which is not affected by 3-stating the FDOUB pin.

**FLCLK** **Filter Clock** **Input**

The FLCLK signal is a low amplitude, self-biased clock input. The frequency of the FLCLK signal multiplied by 16 is the baseband filter's –3 dB frequency.

**IDCp, IDCn** **I-Channel DC Offset Correction** **Input**

Connect a 0.1  $\mu\text{F}$  or larger capacitor between the IDCp and IDCn signals.

**INSEL** **RF Port Input Select** **Input**

When the INSEL signal is asserted, the L64733C is in normal mode. When the INSEL signal is deasserted, the L64733C is in Loop-Through mode. In this mode, the RFIN signal is looped through out to the RFOUT signal and the L64733C local oscillator is shut off.

**LOBUF** **Local Oscillator Buffer Select** **Input**

Asserting LOBUF causes the external PLL mode to be in effect, the local oscillator (LO) buffer to be enabled, and the LO signal to be sent out to the PSOUT pins according to the division ratio selected with the LODIV signal. When

LOBUF is deasserted, the internal PLL mode is in effect, and the PSOUT pins are driven from the 32/33 prescaler.

<b>LODIV</b>	<b>Local Oscillator Buffer Division Ratio</b>	<b>Input</b>
	When the LODIV signal is asserted, the local oscillator (LO) buffer division ratio is set to 1; when it is deasserted, the ratio is set to 2.	
<b>MODp, MODn</b>	<b>Prescaler Modulus</b>	<b>Input</b>
	The MOD differential signals form a Positive Emitter Coupled Logic (PECL) input that sets the prescaler modulus. When the MODp signal is positive with respect to the MODn signal, the prescaler modulus is set to 32 (divide by 32). When the MODn signal is positive with respect to the MODp signal, the prescaler modulus is set to 33 (divide by 33).	
<b>PLLINp, PLLINn</b>	<b>Phase Detector</b>	<b>Input</b>
	The PLLIN differential signals form the phase detector input and are connected to the L64734 PLLINp and PLLINn output signals. See the L64734 PLLINp and PLLINn descriptions in the “Synthesizer Control Interface” section.	
<b>QDCp, QDCn</b>	<b>Q-Channel DC Offset Correction</b>	<b>Input</b>
	Connect a 0.1 $\mu$ F or larger capacitor between the QDCp and QDCn signals.	

## Charge Pump Signals

The following signals are outputs from the L64733C charge pump.


<b>CP</b>	<b>Charge Pump</b>	<b>Output</b>
	Connect the CP signal as shown in Figure 7, on page 23.	
<b>FB</b>	<b>Feedback</b>	<b>Output</b>
	<b>Charge Pump Transistor Drive</b>	<b>Output</b>
	Connect the FB signal as shown in Figure 7, on page 23.	

---

## L64734 Signal Descriptions

This section describes the L64734 signals. Figure 6 shows the interface diagram of the L64734.

**Figure 6 L64734 Interface Diagram**



As shown in Figure 6, the L64734 has the following major interfaces:

- Channel
- Channel Clock
- PLL
- Control Signals
- ADC
- AGC Control
- Channel Data Output
- Microcontroller
- Synthesizer Control
- Tuner Control

The following signal descriptions are listed according to the major interface groups.

## Channel Interface

The Channel Interface is the input path to the L64734 satellite receiver. The two signals IVIN and QVIN are the I and Q streams from the satellite tuner circuit. The CLK signal strobes in the data signals.

### **IBYPASS[5:0] I Channel Data** **Input**

The IBYPASS[5:0] signals form the digital received I channel data input bus, which supplies the I Stream to the L64734 when the ADC is bypassed. The setting of particular register bits in the L64734 controls the bypass.

### **IVINp, IVINn I Channel Data** **Input**

The IVINp and IVINn differential signals form the analog received I channel data input bus, which supplies the I stream to the L64734.

### **QBYPASS[5:0]**

#### **Q Channel Data** **Input**

The QBYPASS[5:0] signals form the digital received Q channel data input bus, which supplies the Q Stream to the L64734 when the ADC is bypassed. The setting of particular register bits in the L64734 controls the bypass.

### **QVINp, QVINn**

#### **Q Channel Data** **Input**

The QVINp and QVINn differential signals form the analog received Q channel data input bus, which supplies the Q stream to the L64734.

## Channel Clock Interface

The Channel Clock Interface consists of the clock and crystal oscillator signals.

### **CLK** **IVIN/QVIN Input Clock** **Input**

CLK is a positive, edge-triggered clock that strobes input data to the L64734.

<b>XOIN</b>	<b>Crystal Oscillator In</b>	<b>Input</b>
	The XOIN pin provides a crystal oscillator or external reference clock input. Normally, a 15 MHz crystal is connected to the XOIN pin.	
<b>XOOUT</b>	<b>Crystal Oscillator Out</b>	<b>Output</b>
	The XOOUT pin is the crystal oscillator output pin.	

## Phase-Locked Loop (PLL) Interface

The internal PLL generates the signals to operate the ADC, Demodulator, and FEC modules.

<b>LCLK</b>	<b>Decimated Clock Output</b>	<b>Output</b>
	The L64734 internal clock generation module generates the LCLK signal. LCLK is derived from CLK by dividing by the value of the CLK_DIV2 register parameter.	
<b>LP2</b>	<b>Input to VCO</b>	<b>Input</b>
	The LP2 signal is the input to the internal voltage-controlled oscillator. Normally, it is connected to the output of an external RC filter circuit.	
<b>PCLK</b>	<b>PLL Clock Output</b>	<b>Output</b>
	The L64734 internal PLL clock synthesis module generates the PCLK signal. The reference crystal connected between the XOIN and XOOUT pins drives the PLL. The PLL clock synthesis module can be configured to generate a PCLK rate that is appropriate for all data rates.	
<b>PLLAGND</b>	<b>PLL Analog Ground</b>	<b>Input</b>
	PLLAGND is the analog ground pin for the PLL module and normally is connected to the system ground plane.	
<b>PLLVDD</b>	<b>PLL Power</b>	<b>Input</b>
	PLLVDD is the power supply pin for the PLL module and normally is connected to the system power ( $V_{DD}$ ) plane.	
<b>PLLVSS</b>	<b>PLL Ground</b>	<b>Input</b>
	PLLVSS is the ground pin for the PLL module and normally is connected to the system ground plane.	



## Control Signals Interface

The Control Signals Interface controls the operation of the L64734 and is not associated with any particular interface.

<b>IDDTN</b>	<b>Test</b> The IDDTN pin is an LSI Logic internal test pin. Tie the IDDTN pin LOW for normal operation.	<b>Input</b>
<b>RESET</b>	<b>Reset</b> This active-HIGH signal resets all internal data paths. Reset timing is asynchronous to the device clocks. Reset does not affect the configuration registers.	<b>Input</b>
<b>XCTR_IN</b>	<b>Control Input</b> The XCTR_IN pin is an external input control pin. It is sensed by reading the XCTR_IN register bit.	<b>Input</b>
<b>XCTR[3]</b>	<b>Control Output/Sync Status Flag</b> The XCTR[3] signal indicates the synchronization status for one of three synchronization modules in the L64734 or the XCTR[3] field in Group 4, APR 55. The three modules are the Viterbi Decoder, Reed-Solomon Deinterleaver (DI/RS), and Descrambler. For each of the three synchronization outputs, the asserted XCTR[3] signal indicates that synchronization is achieved for the sync module chosen using the SSS[1:0] register bits. When deasserted, the signal indicates an out-of-synchronization condition.	<b>Output</b>
<b>XCTR[2:0]</b>	<b>Output Control</b> The XCTR[2:0] pins are external output control pins. They are set by programming particular register bits. XCTR[2] is mapped to CPG1 and XCTR[0] is multiplexed with CPG2 when used with the L64733C Tuner IC. When the on-chip serializer generates a serial 2- or 3-wire protocol on the XCTR[2:0] pins, the mapping is XCTR[2] = EN, XCTR[1] = SCL, and XCTR[0] = SDA.	<b>Output</b>

## Analog-to-Digital Converter (ADC) Interface

The ADC module converts the incoming IVIN and QVIN signals into an internal 6-bit digital representation for processing. The following pins support the ADC module.

<b>ADCVDDI/Q</b>	<b>ADC Power</b> ADCVDDI/Q are the analog power supply pins for the ADC module and normally are connected to the system power ( $V_{DD}$ ) plane.	<b>Input</b>
<b>ADCVSSI/Q</b>	<b>ADC Analog Ground</b> ADCVSSI/Q are the analog ground pins for the ADC module and normally are connected to the system ground plane.	<b>Input</b>
<b>FBUFVDD</b>	<b>Analog Supply</b> FBUFVDD is the analog supply pin for the on-chip reference voltage generator. This pin normally is connected to the system power ( $V_{DD}$ ) plane.	<b>Input</b>
<b>FBUFVSS</b>	<b>Analog Ground</b> FBUFVSS is the analog ground pin for the on-chip reference voltage generator. This pin normally is connected to the system ground ( $V_{SS}$ ) plane.	<b>Input</b>
<b>IBIAS</b>	<b>ADC Bias Current</b> This is the bias current for the ADC module. Connect this output to a 39 k $\Omega$ resistor, and connect the other side of the resistor to ground.	<b>Output</b>

## AGC Control Interface

The AGC Control Interface contains signals used for power control.

<b>AGC1, AGC2</b>	<b>Power Control</b> The AGC1 and AGC2 signals are the positive $\Sigma\Delta$ modulated output used for power control. These signals can each drive an external passive RC filter that feeds a gain control stage for dual-stage AGC. For a single stage AGC, AGC1 can be used, and has the same functionality as the PWRP pin on the L64724.	<b>Output</b>
-------------------	---	---------------

## Channel Data Output Interface

The Channel Data Output Interface is the output path from the L64734. It typically is connected to the input of the transport demultiplexer in a set-top decoder application.

<b>BCLKOUT</b>	<b>Byte Clock Out</b>	<b>Output</b>
	The BCLKOUT output signal is a strobe that indicates valid data bytes on the CO[7:0] bus when the L64734 is in Parallel Channel Output mode. The BCLKOUT signal cycles once every valid output data byte and is used by the transport demultiplexer to latch output data from the L64734 at the BCLKOUT rate. The BCLKOUT signal must be disregarded in Serial Channel Output mode.	
<b>CO[7:0]</b>	<b>Channel Data Out</b>	<b>Output</b>
	The CO[7:0] signals form the decoded output data port. When the OF bit is 1 (Group 4, APR17), the L64734 operates in the Parallel Channel Output mode. In this mode, the L64734 outputs the channel data as 8-bit wide parallel data on the CO[7:0] signals. In Serial Channel Output mode (OF = 0), the L64734 outputs the channel data as serial data on CO[0]. The data is latched on each bit clock cycle. The chronological ordering in Serial Channel output mode is MSB oldest, LSB newest.	
<b>COEn</b>	<b>Channel Output Enable</b>	<b>Input</b>
	When asserted, the COEn signal enables the ERROROUTn, CO[7:0], DVALIDOUT, BCLKOUT, and FSTARTOUT signals. Operation of the receiver continues regardless of the state of the COEn signal.	
<b>DVALIDOUT</b>	<b>Valid Data Out</b>	<b>Output</b>
	The DVALIDOUT signal indicates that the CO[7:0] signals contain the corrected channel data. New data is valid on the CO[7:0] signals when the DVALIDOUT signal is asserted. DVALIDOUT is not asserted during the propagated check and GAP bytes. The DVALIDOUT signal is deasserted after the FEC_RST register bit (Group 4, APR 55) is set to one.	
<b>ERROROUTn</b>	<b>Error Detection Flag</b>	<b>Output</b>
	The L64734 asserts the ERROROUTn signal at the beginning of each frame that contains an uncorrectable error, and deasserts it at the end of the frame if the error condition is removed. The ERROROUTn signal is aligned with the output data stream and is asserted after the FEC_RST register bit is set.	

<b>FSTARTOUT</b>	<b>Frame Start Output</b>	<b>Output</b>
The L64734 asserts the FSTARTOUT signal during the first bit of every frame with valid data in Serial Channel Output mode and during the first byte in Parallel Channel Output mode. FSTARTOUT is valid only when the DVALIDOUT signal is asserted. The FSTARTOUT signal is deasserted after the FEC_RST register bit is set.		

## Microcontroller Interface

The Microcontroller Interface connects the L64734 to an external microcontroller.

<b>INTn</b>	<b>Interrupt</b>	<b>Output</b>
The L64734 asserts INTn when an internal unmasked interrupt flag is set. The INTn signal remains asserted during the interrupt condition, and the interrupt flag is not masked.		
<b>SADR[1:0]</b>	<b>Serial Address</b>	<b>Input</b>
The SADR[1:0] signals are the two programmable bits of the serial address for the L64734.		
<b>SCLK</b>	<b>Serial Clock</b>	<b>Bidirectional</b>
SCLK is the serial clock pin for a two-wire serial protocol.		
<b>SDATA</b>	<b>Serial Data</b>	<b>Bidirectional</b>
SDATA is the serial data pin for a two-wire serial protocol.		

## Synthesizer Control Interface

The Synthesizer Control Interface allows the L64734 to control the L64733C frequency synthesizer.

<b>FDOUB</b>	<b>Frequency Doubler</b>	<b>Output, 3-State</b>
Bit 6 of register Group 4, APR 79 controls the L64734 FDOUB output pin, which enables or disables the frequency doubler on the L64733C.		

The FDOUB pin is set as shown below;  $F_{\text{switch}}$  is the frequency that disables or enables the frequency doubler.

Frequency	FDOUB APR 79[6]	TRI APR 79[2]	FDOUB Pin
925 MHz– $F_{\text{switch}}$	0	0	LOW
$F_{\text{switch}}$ –1680 MHz	1	1	3-state
1680–2175 MHz	1	0	HIGH

**MODp, MODn Modulus Selector** **Output**

The MODp and MODn signals are low-voltage differential signals from the L64734 of modulus selector programmable counter (A). PSOUT clocks these signals. When the MODp signal is positive with respect to the MODn signal, divide-by-32 is selected at the dual modulus prescaler on the L64733C Tuner IC. When MODp is negative with respect to MODn, divide-by-33 is selected. The counter A can be programmed to count down from a particular value by register bit programming.

**PLLINp, PLLINn**

**PLL Differential Counter M** **Output**

The PLLINp and PLLINn signals are low-voltage differential signals from the L64734 programmable synthesizer counter (M). PSOUT clocks these signals. PLLINp is positive with respect to PLLINn for one PSOUT cycle. The repetition rate is 0.5 MHz for a 4 MHz reference crystal. The counter M can be programmed to count down from a particular value by register bit programming.

**PSOUTp, PSOUTn**

**Prescaler Output** **Output**

The PSOUTp and PSOUTn signals are differential signals to the L64734 from the L64733C. The programmable counters on the L64734 are clocked on the rising edge of the PSOUT signal.

In the external PLL mode (LOBUF = HIGH), these signals come from the LO buffer, for which the LODIV signal sets the divider ratio.

**RESO\_LVDS LVDS Buffers Precision Resistor** **Output**

The RESO\_LVDS output must be connected to a resistor (6.8 k $\Omega$ , which controls the swing of the LVDSOUT

buffers used to drive the differential signals MODp, MODn, and PLLINp, PLLINn. Connect the other side of the resistor to ground.

<b>VREF_LVDS</b>	<b>LVDS Buffers Reference Voltage</b>	<b>Input</b>
	The VREF_LVDS input is a $1.2\text{ V} \pm 10\%$ voltage level that controls the common mode voltage of the LVDSOUT buffers used to drive the differential signals MODp, MODn, and PLLINp, PLLINn.	

## Tuner Control Interface

The Tuner Control Interface contains signals that control the L64733C Tuner IC.

<b>FLCLK</b>	<b>Filter Control Clock</b>	<b>Output</b>
	This is the output of a programmable integer value divider clocked by PCLK (the demodulator sampling clock). The division ratio can be programmed with register bits. The FLCLK frequency multiplied by 16 is the 3 dB cutoff of the programmable low pass filters on the L64733C.	


<b>INSEL</b>	<b>RF Input Select</b>	<b>Output</b>
	When INSEL is asserted, the L64733C tuner selects the normal mode. When INSEL is deasserted, the L64733C selects the Loop-Through mode.	

---

## Typical Operating Circuit

Figure 7 is a diagram of a typical operating circuit for the chipset, implemented with the L64733C-48 (48-pin package), including external components. Not all external components are shown. See the *L64733/34 Evaluation Board User's Guide* for complete schematic details.

**Figure 7 Typical Operating Circuit**



**Notes:**

1. The ground connections for the L64733C are provided via a metal plate under the IC, rather than by direct connection of the ground pins to the PCB.
2. Not all external components are shown. Refer to the L64733/34 Evaluation Board User's Guide for complete details.

---

## Specifications

This section contains the electrical, timing, and mechanical specifications for the L64733C/734 chipset.

### L64733C Electrical Specifications

Table 1 lists the absolute maximum values. Exceeding the values listed can cause damage to the L64733C. Table 2 gives the recommended operating supply voltage and temperature. Table 3 gives the DC characteristics; Table 4 gives the AC characteristics; and Table 5 and Table 6 summarize the pins for the 48- and 44-pin packages, respectively.

**Table 1 L64733C Absolute Maximum Rating (Referenced to  $V_{SS}$ )**

Symbol	Parameter	Limits <sup>1</sup>	Units
$V_{CC}$	DC supply voltage	-0.5 to +7.0	V
–	Continuous power dissipation up to +70 °C	1.8	W
–	Derating above +70 °C	27	mW/°C
–	Operating temperature	0 to +70	°C
–	Junction temperature	+150	°C
–	Storage Temperature	-65 to +165	°C
–	Lead temperature (soldering 10 sec)	+300	°C

1. Note that the ratings in this table are those beyond which permanent device damage is likely to occur. Do not use these values as the limits for normal device operation.

**Table 2 Recommended Operating Conditions**

Symbol	Parameter	Limits <sup>1</sup>	Units
$V_{DD}$	DC Supply Voltage	$5 \pm 5\%$	V
$T_A$	Operating Ambient Temperature Range (Commercial)	70	°C

1. For normal device operation, adhere to the limits in this table. Sustained operation of a device at conditions exceeding these values, even if they are within the absolute maximum rating limits, can result in permanent device damage or impaired device reliability. Device functionality to stated DC and AC limits is not guaranteed if recommended operating conditions are exceeded.



**Table 3 DC Characteristics of the L64733C**

Parameter	Condition	Min	Typ	Max	Units
<b>Power Supply</b>					
Power Supply Voltage	All DC specs met	4.75	5.0	5.25	V
Power Supply Current		–	195	275	mA
<b>Digital Control Inputs - CPG1, CPG2, INSEL, FDOUB, LOBUF, LODIV</b>					
Input Logic Level High		2.4	–	–	V
Input Logic Level Low		0	–	0.5	V
Input Bias Current	Pin at 2.4 V	–15	–	10	μA
<b>Slew-Limited Digital Clock Inputs - FLCLK</b>					
FLCLK Input Level Low		–	–	1.45	V
FLCLK Input Level High		1.85	–	–	V
FLCLK Input Resistance/Leakage Current	50 kΩ series resistor between L64734 and FLCLK pin. L64734 generates normal CMOS levels	–1	–	1	μA
<b>Fast Digital Clock Inputs - MODp, MODn, PLLINp, PLLINn</b>					
MODp, MODn, PLLINp, PLLINn Common Mode Input Range (VCM)		1.08	1.2	1.32	V
MODp, MODn, PLLINp, PLLINn Input Voltage Low	MODp, MODn, or PLLINp, PLLINn differential swing around VCM. Need external 100-Ω termination.	–	–	–100	mV
MODp, MODn, PLLINp, PLLINn Input Voltage High	MODp, MODn, or PLLINp, PLLINn differential swing around VCM. Need external 100-Ω termination	100	–	–	mV
MODp, MODn, PLLINp, PLLINn Input Current	MODp, MODn, PLLINp, PLLINn	–5	–	+5	μA
<b>Digital Clock Outputs - PSOUTp, PSOUTn</b>					
PSOUTp, PSOUTn Common Mode Output Range (VCM)		2.16	2.4	2.64	V
PSOUTp, PSOUTn Output Voltage Low	PSOUTp, PSOUTn differential swing around VCM. Driving LSI PECL Load (±10 μA), LOBUF = 0	–	–215	–150	mV
(Sheet 1 of 3)					

**Table 3 DC Characteristics of the L64733C (Cont.)**

Parameter	Condition	Min	Typ	Max	Units
PSOUTp, PSOUTn Output Voltage High	PSOUTp, PSOUTn differential swing around VCM. Driving LSI PECL Load ( $\pm 10 \mu\text{A}$ ), LOBUF = 0	150	215	–	mV
PSOUTp, PSOUTn Output Voltage Low	PSOUTp, PSOUTn differential swing around VCM, driving $100 \Omega$ differential LOBUF = 1	–	–140	–100	mV
PSOUTp, PSOUTn Output Voltage High	PSOUTp, PSOUTn differential swing around VCM, driving $100 \Omega$ differential. LOBUF is asserted.	100	140	–	mV
<b>Synthesizer/Local Oscillator Buffer</b>					
Prescaler Ratio	MOD = High	32	–	32	–
	MOD = Low	33	–	33	–
LO Buffer Division Ratio	LOBUF = High, LODIV = Low	2			–
	LOBUF = High, LODIV = High	1			–
Reference Divider Ratio		8	–	8	–
Charge Pump Output High Current (at FB)	CPG1, CPG2 = 0, 0	0.08	0.1	0.12	mA
	CPG1, CPG2 = 0, 1	0.24	0.3	0.36	mA
	CPG1, CPG2 = 1, 0	0.48	0.6	0.72	mA
	CPG1, CPG2 = 1, 1	1.44	1.8	2.16	mA
Charge Pump Output Low Current (at FB)	CPG1, CPG2 = 0, 0	–0.12	–0.1	–0.08	mA
	CPG1, CPG2 = 0, 1	–0.36	–0.3	–0.24	mA
	CPG1, CPG2 = 1, 0	–0.72	–0.6	–0.48	mA
	CPG1, CPG2 = 1, 1	–2.16	–1.8	–1.44	mA
Charge Pump Output Leakage Current		–25	–	25	nA
Charge Pump Positive-to-Negative Current Matching	FB self-biased.	–5	–	5	%
Charge Pump Output Transistor Base Current Drive		100	–	–	$\mu\text{A}$
(Sheet 2 of 3)					

**Table 3 DC Characteristics of the L64733C (Cont.)**

Parameter	Condition	Min	Typ	Max	Units
<b>Analog Control Inputs - AGC1, AGC2</b>					
Input Bias Current	1 V < Pin < 4 V	-50	—	50	μA
<b>Baseband Outputs - IOUtp, IOUtn, QOUTp, QOUTn</b>					
Output Swing	Loaded with 2 kΩ differential across IOUtp, IOUtn, and QOUTp, QOUTn	1	—	—	V <sub>PP</sub>
IOUtp, IOUtn, QOUTp, QOUTn Common Mode Voltage		0.65	—	0.85	V
IOUtp, IOUtn, QOUTp, QOUTn DC Offset Voltage		-50	—	50	mV
(Sheet 3 of 3)					

**Table 4 AC Characteristics of the L64733C**

Parameter	Condition	Min	Typ	Max	Units
<b>RF Front End</b>					
RFIN Input Freq. Range	Meets all following AC specs	925	—	2175	MHz
RFIN Single-Carrier Input Power <sup>1</sup>	RF level needed to produce 0.59 V <sub>PP</sub>	-68	—	-25	dBm
AGC1 Range	1 V < AGC1 < 4 V	50	—	—	dB
AGC2 Range	1 V < AGC2 < 4 V	19	—	—	dB
RFIN referred IP3 (front-end contributions)	AGC1 gain set for -25 dBm input level (0.59 V <sub>PP</sub> output), and AGC2 set to maximum gain (V <sub>AGC2</sub> = 1 V). Two signals at FLO + 32 MHz, FLO + 72 MHz	@2175 MHz — @1550MHz — @925 MHz —	10.5 11.5 10.5	— — —	dBm dBm dBm
Baseband 1 dB Compression Point	IOUtp, IOUtn, QOUTp, QOUTn have one signal within filter bandwidth	2	—	—	V <sub>PP</sub>
RFIN Referred IP2	PRFIN = -25 dBm, F <sub>LO</sub> = 951 MHz	—	15.5	—	dBm
(Sheet 1 of 3)					

**Table 4 AC Characteristics of the L64733C (Cont.)**

Parameter	Condition	Min	Typ	Max	Units	
Noise Figure	At maximum gain AGC1, AGC2, 2150 MHz	–	10.8	–	dB	
RFIN Return Loss	Complex “75 Ω source” subject to board, connector parasitics.	–	11	–	dB	
LO Leakage Power at RFIN	950 MHz to 2150 MHz, subject to board layout	–	-65	–	dBm	
Second Harmonic Rejection	Due to LO-generated 2nd harmonic	–	44	–	dB	
Half-Harmonic Rejection and x 1.5 Harmonic Rejection <sup>2</sup>	Due to RFIN-generated 2nd harmonic	–	40	–	dB	
<b>Loop Through</b>						
Gain		@2175 MHz @1550MHz @925 MHz	–	2.0 1.0 0.5	– – –	dB
RFIN referred IP3 (when Loop-Through enabled)	At PRFIN = –25 dBm	@2175 MHz @1550MHz @925 MHz	–	5.4 7.7 9.5	–	dBm
Noise Figure			–	12.0	–	dB
Return Loss	Subject to board and connector parasitics		–	8	–	dB
<b>Baseband</b>						
IOUTp, IOUTn, QOUTp, QOUTn Differential Output Voltage Swing	2 kΩ differential load, IOUTp, IOUTn, QOUTp, QOUTn. Expect 20 pF from each pin to GND	1	–	–	V <sub>PP</sub>	
IOUTp, IOUTn, QOUTp, QOUTn Output Impedance	Per side, IOUTp, IOUTn, QOUTp, QOUTn. To 200 MHz	–	–	50	Ω	
Baseband Highpass –3 dB Point	0.22 μF caps connected from IDCp to IDCn, and QDCp to QDCn.	–	–	750	Hz	
LPF Nominal Cutoff Frequency Range	F <sub>c</sub> is –3 dB point of filter	8	–	33	MHz	
LPF Nominal F <sub>c</sub>		–	14.5 · F <sub>FLCLK</sub> + 1	–	–	
(Sheet 2 of 3)						

**Table 4 AC Characteristics of the L64733C (Cont.)**

Parameter	Condition	Min	Typ	Max	Units	
Baseband Frequency Response	Deviation from ideal 7th-order Butterworth, measure to F – 3 dB x 0.7. Include front-end tilt effects	–0.5	–	0.5	dB	
LPF Cutoff Frequency Accuracy	Measured –3 dB point.	@8 MHz	–5.5	–	5.5	%
		@31.4 MHz	–10	–	10	%
Quadrature Gain Error	Includes effects from baseband filters	–	–	1.2	dB	
Quadrature Phase Error	Measure at 125 kHz	–	–	4	Deg	
<b>Synthesizer</b>						
Crystal Frequency Range		4	–	7.26	MHz	
XTLOUT Voltage Levels	Measured on 10 pF in parallel with 1 MΩ	0.75	1.0	1.5	Vpp	
XTLOUT DC Level		–	2.0	–	V	
MODp, MODn Delay	Must assert MOD level within this time period to ensure that the next PSOUT period gives correct count. Delay is with respect to rising edge of PSOUT (previous count).	–	–	7	nsec	
PLLINp, PLLINn and MODp, MODn Hold Time	With respect to rising edge of PSOUT. This means that PSOUT need not continue to be asserted after MOD has given correct count.	0	–	–	nsec	
<b>Local Oscillator</b>						
LO Tuning Range		543	–	1180	MHz	
LO Phase Noise, Including Doubler. Subject to LC tank implementation.	1 kHz offset. Depends on PLL loop gain.	–	–55	–	dBc/Hz	
	10 kHz offset. Depends on PLL loop gain.	–	–75	–	dBc/Hz	
	100 kHz offset	–	–95	–	dBc/Hz	
LO Buffer Frequency Range when overdriven by external LO	FDOUB = low	925	–	2175	MHz	
(Sheet 3 of 3)						

1. For symbol rates below 15 MS/s, the maximum input power might be subject to shifting down by roughly  $10 * \log(15/R_s[\text{MS/s}])$  dB due to channel bandwidth reduction.
2. x 1.5 harmonic rejection for  $F_{LO} = 725$  MHz.

**Table 5 L64733C-48 Pin Description Summary**

<b>Mnemonic</b>	<b>Description</b>	<b>Type</b>
AGC1	Automatic Gain Control 1	Input
AGC2	Automatic Gain Control 2	Input
CFLT	Bias Voltage Bypass	Bidirectional
CP	Charge Pump	Output
CPG[2:1]	Charge Pump Gain	Input
FB	Feedback Charge Pump Transistor Drive	Output
FDOUB	Frequency Doubler	Input
FLCLK	Filter Clock	Input
GND	Ground (seven pins total)	Input
IDCp	I-Channel DC Offset Correction (noninverting)	Input
IDCn	I-Channel DC Offset Correction (inverting)	Input
INSEL	RF Port Input Select	Input
IOUTp	I-Channel Baseband Data (noninverting)	Output
IOUTn	I-Channel Baseband Data (inverting)	Output
LOBUF	Local Oscillator Buffer Select	Input
LODIV	Local Oscillator Buffer Division Ratio Select	Input
MODp	Prescaler Modulus (noninverting)	Input
MODn	Prescaler Modulus (inverting)	Input
PLLINp	Phase Detector (noninverting)	Input
PLLINn	Phase Detector (inverting)	Input
PSOUTp	Prescaler (noninverting)	Output
PSOUTn	Prescaler (inverting)	Output
QDCp	Q-Channel DC Offset Correction (noninverting)	Input
(Sheet 1 of 2)		

**Table 5 L64733C-48 Pin Description Summary (Cont.)**

<b>Mnemonic</b>	<b>Description</b>	<b>Type</b>
QDCn	Q-Channel DC Offset Correction (inverting)	Input
QOUTp	Q-Channel Baseband Data (noninverting)	Output
QOUTn	Q-Channel Baseband Data (inverting)	Output
RFINp	RF Input (noninverting)	Input
RFINn	RF Input (inverting)	Input
RFOUT	RF Output (Loop-Through)	Output
TANKp	Oscillator Tank Port (noninverting)	Input
TANKn	Oscillator Tank Port (inverting)	Input
VCC	Power (six pins total)	Input
VRLO	Local Oscillator Regulator Bypass	Bidirectional
XTLp	Crystal Oscillator Port (noninverting)	Input
XTLn	Crystal Oscillator Port (inverting)	Input
XTLOUT	Crystal Out	Output
(Sheet 2 of 2)		

**Table 6 L64733C-44 Pin Description Summary**

<b>Mnemonic</b>	<b>Description</b>	<b>Type</b>
AGC1	Automatic Gain Control 1	Input
AGC2	Automatic Gain Control 2	Input
CFLT	Bias Voltage Bypass	Bidirectional
CP	Charge Pump	Output
CPG[2:1]	Charge Pump Gain	Input
FB	Feedback Charge Pump Transistor Drive	Output
FDOUB	Frequency Doubler	Input
FLCLK	Filter Clock	Input
GND	Ground (three pins total)	Input
IDCp	I-Channel DC Offset Correction (noninverting)	Input
IDCn	I-Channel DC Offset Correction (inverting)	Input
INSEL	RF Port Input Select	Input
IOUTp	I-Channel Baseband Data (noninverting)	Output
IOUTn	I-Channel Baseband Data (inverting)	Output
LOBUF	Local Oscillator Buffer Select	Input
LODIV	Local Oscillator Buffer Division Ratio Select	Input
MODp	Prescaler Modulus (noninverting)	Input
MODn	Prescaler Modulus (inverting)	Input
PLLINp	Phase Detector (noninverting)	Input
PLLINn	Phase Detector (inverting)	Input
PSOUTp	Prescaler (noninverting)	Output
PSOUTn	Prescaler (inverting)	Output
QDCp	Q-Channel DC Offset Correction (noninverting)	Input
(Sheet 1 of 2)		



**Table 6 L64733C-44 Pin Description Summary (Cont.)**

<b>Mnemonic</b>	<b>Description</b>	<b>Type</b>
QDCn	Q-Channel DC Offset Correction (inverting)	Input
QOUTp	Q-Channel Baseband Data (noninverting)	Output
QOUTn	Q-Channel Baseband Data (inverting)	Output
RFINp	RF Input (noninverting)	Input
RFINn	RF Input (inverting)	Input
RFOUT	RF Output (Loop-Through)	Output
TANKp	Oscillator Tank Port (noninverting)	Input
TANKn	Oscillator Tank Port (inverting)	Input
VCC	Power (six pins total)	Input
VRLO	Local Oscillator Regulator Bypass	Bidirectional
XTLp	Crystal Oscillator Port (noninverting)	Input
XTLn	Crystal Oscillator Port (inverting)	Input
XTLOUT	Crystal Out	Output
(Sheet 2 of 2)		

## **L64734 Electrical Specifications**

This section contains the electrical parameters for the L64734. Table 7 lists the absolute maximum values. Exceeding the values listed can cause damage to the L64734. Table 8 gives the recommended operating supply voltage and temperature conditions. Table 9 shows the pin capacitance, Table 10 gives the DC characteristics, and Table 11 summarizes the pins.

**Table 7 L64734 Absolute Maximum Rating (Referenced to V<sub>SS</sub>)**

Symbol	Parameter	Limits <sup>1</sup>	Units
V <sub>DD</sub>	DC Supply Voltage	-0.3 to + 3.9	V
V <sub>IN</sub>	LVTTL Input Voltage	-1.0 to V <sub>DD</sub> + 0.3	V
V <sub>IN</sub>	5 V Compatible Input Voltage	-1.0 to 6.5	V
I <sub>IN</sub>	DC Input Current	±10	mA
T <sub>STG</sub>	Storage Temperature Range (Plastic)	-40 to +125	°C

- Note that the ratings in this table are those beyond which permanent device damage is likely to occur. Do not use these values as the limits for normal device operation.

**Table 8 L64734 Recommended Operating Conditions**

Symbol	Parameter	Limits <sup>1</sup>	Units
V <sub>DD</sub>	DC Supply Voltage	+3.14 to 3.47	V
T <sub>A</sub>	Operating Ambient Temperature Range (Commercial)	0 to +70	°C
T <sub>j</sub>	Junction Temperature	+125	°C
Θ <sub>JC</sub>	Junction to Case Thermal Resistance <sup>2</sup>	7	°C/watt

- For normal device operation, adhere to the limits in this table. Sustained operation of a device at conditions exceeding these values, even if they are within the absolute maximum rating limits, can result in permanent device damage or impaired device reliability. Device functionality to stated DC and AC limits is not guaranteed if recommended operating conditions are exceeded.
- The junction to case thermal resistance is valid for measurements in an isothermal environment including the board and package.

**Table 9 L64734 Capacitance**

Symbol	Parameter <sup>1</sup>	Max	Units
C <sub>IN</sub>	Input Capacitance	5	pF
C <sub>OUT</sub>	Output Capacitance	5	pF

- Measurement conditions are V<sub>IN</sub> = 3.3 V, T<sub>A</sub> = 25 °C, and clock frequency = 1 MHz.

**Table 10 DC Characteristics of the L64734**

Symbol	Parameter	Condition <sup>1</sup>	Min	Typ	Max	Units
V <sub>DD</sub>	Supply Voltage		3.0	3.3	3.6	V
V <sub>IL</sub>	Input Voltage LOW		V <sub>SS</sub> – 0.5	–	0.8	V
V <sub>IH</sub>	Input Voltage HIGH	LVTTL Com/Ind/Mil Temp Range	2.0	–	V <sub>DD</sub> + 0.3	V
		5 V compatible	2.0	–	5.5	V
V <sub>T</sub>	Switching Threshold		–	1.4	2.0	V
I <sub>IL</sub>	Input Current Leakage	V <sub>DD</sub> = Max, V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>	–10	±1	10	μA
I <sub>IPU</sub>	Input Current Leakage with Pull-up	V <sub>IN</sub> = V <sub>SS</sub>	–62	–215	–384	μA
I <sub>IPD</sub>	Input Current Leakage with Pull-down	V <sub>IN</sub> = V <sub>DD</sub>	–62	–215	–384	μA
V <sub>OH</sub>	Output Voltage HIGH	I <sub>OH</sub> = –1.0, –2.0, –4.0, –6.0, –8.0, –12.0 mA	2.4	–	V <sub>DD</sub>	V
V <sub>OL</sub>	Output Voltage LOW	I <sub>OH</sub> = 1.0, 2.0, 4.0, 6.0, 8.0, 12.0 mA	–	0.2	0.4	V
I <sub>OZ</sub>	3-State Output Leakage Current	V <sub>DD</sub> = Max, V <sub>OUT</sub> = V <sub>SS</sub> or 3.5 V	–10	±1	10	μA
I <sub>DD</sub>	Quiescent Supply Current	V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>	–		2	mA
I <sub>CC</sub>	Dynamic Supply Current	f = MHz, V <sub>DD</sub> = Max	–	290	–	mA
V <sub>CM</sub>	Midpoint of PSOUTp, PSOUTn inputs		–	2.4	–	V
V <sub>IH_PECL</sub>	Input Voltage High Level (DC)	PSOUTp – PSOUTn = 50 mV	V <sub>CM</sub> + 50 mV	–	–	V

(Sheet 1 of 2)

**Table 10 DC Characteristics of the L64734 (Cont.)**

Symbol	Parameter	Condition <sup>1</sup>	Min	Typ	Max	Units
V <sub>IL_PECL</sub>	Input Voltage Low Level (DC)	PSOUT <sub>p</sub> – PSOUT <sub>n</sub> = 50 mV	–	–	V <sub>CM</sub> – 50 mV	V
I <sub>IL_PECL</sub>	Input Low Current	V <sub>IN</sub> = V <sub>SS</sub>	–10	–	–	μA
I <sub>IH_PECL</sub>	Input High Current	V <sub>IN</sub> = V <sub>DD</sub>	–	–	+10	μA
V <sub>RESO_LVDS</sub>	Output Voltage on pin RESO_LVDS		–	1.2	–	V
V <sub>OH_LVDS</sub>	Output Voltage High Level (DC)	On PLLIN <sub>p</sub> /PLLIN <sub>n</sub> , MOD <sub>p</sub> /MOD <sub>n</sub> signals	1.253	1.373	1.437	V
V <sub>OL_LVDS</sub>	Output Voltage Low Level (DC)	On PLLIN <sub>p</sub> /PLLIN <sub>n</sub> , MOD <sub>p</sub> /MOD <sub>n</sub> signals	1.030	1.032	1.059	V
(Sheet 2 of 2)						

1. Specified at V<sub>DD</sub> = 3.3 V ± 5% at ambient temperature over the specified range.

**Table 11 L64734 Pin Description Summary**

Mnemonic	Description	Type
ADCVDDI/Q	ADC Power	Input
ADCVSSI/Q	ADC Analog Ground	Input
AGC1, AGC2	Power Control	Outputs
BCLKOUT	Byte Clock Out	Output
CLK	IVIN/QVIN Input Clock	Input
CO[7:0]	Channel Data Out	Output
COEn	Channel Output Enable	Input
DVALIDOUT	Valid Data Out	Output
ERROROUT <sub>n</sub>	Error Detection Flag	Output
FBUFVDD	Analog Supply	Input
FBUFVSS	Analog Ground	Input
(Sheet 1 of 3)		

**Table 11 L64734 Pin Description Summary (Cont.)**


<b>Mnemonic</b>	<b>Description</b>	<b>Type</b>
FDOUB	Frequency Doubler	Output, 3-State
FLCLK	Filter Control Clock	Output
FSTARTOUT	Frame Start Output	Output
IBIAS	ADC Bias Current	Output
IBYPASS[5:0]	I Channel Data (ADC bypassed)	Inputs
IDDTN	Test	Input
INSEL	RF Input Select	Output
INTn	Interrupt	Output
IVINn, IVINp	I Channel Data	Input
LCLK	Decimated Clock Output	Output
LP2	Input to VCO	Input
MODp, MODn	Modulus Selector	Outputs
PCLK	PLL Clock Output	Output
PLLAGND	PLL Analog Ground	Input
PLLIn, PLLINp	PLL Differential Counter M	Outputs
PLLVDD	PLL Power	Input
PLLVSS	PLL Ground	Input
PSOUTp, PSOUTn	Prescaler Output	Outputs
QBYPASS[5:0]	Q Channel Data (ADC bypassed)	Input
QVINn, QVINp	Q Channel Data	Input
RESET	Reset	Input
RESO_LVDS	LVDS Buffers Precision Resistor	Output
SADR[1:0]	Serial Address	Input
SCLK	Serial Clock	Bidirectional
(Sheet 2 of 3)		

**Table 11 L64734 Pin Description Summary (Cont.)**

Mnemonic	Description	Type
SDATA	Serial Data	Bidirectional
VREF_LVDS	LVDS Buffers Reference Voltage	Input
XCTR_IN	Control Input	Input
XCTR[3:0]	Control Output/Sync Status Flag	Output
XOIN	Crystal Oscillator In	Input
XOOUT	Crystal Oscillator Out	Output
(Sheet 3 of 3)		


This section includes AC timing information for the L64734. During AC testing, HIGH inputs are driven to 3.0 V and LOW inputs are driven to 0 V. For transitions between HIGH, LOW, and invalid states, timing measurements are made at 1.5 V, as shown in Figure 8.

**Figure 8 AC Test Load and Waveform for Standard Outputs**




For 3-state outputs, timing measurements are made from the point at which the output turns ON or OFF. An output is ON when its voltage is greater than 2.5 V or less than 0.5 V. An output is OFF when its voltage is less than  $V_{DD} - 0.5$  V or greater than 0.5 V, as shown in Figure 9.

**Figure 9 AC Test Load and Waveforms for 3-State Outputs**



Synchronous timing is shown in Figure 10. Synchronous inputs must have a setup and hold relationship with respect to the clock signal that samples them. Synchronous outputs have a delay from the clock edge that asserts them.

**Figure 10 L64734 Synchronous AC Timing**



The reset pulse requirements are shown in Figure 11.

**Figure 11 L64734 RESET Timing Diagram**




Figure 12 shows the relationship of the L64734 3-state signals to the COEn signal.

**Figure 12 L64734 Bus 3-State Delay Timing**





Figure 13 shows the relationship of the L64733C PSOUTp and PSOUTn prescaler signals to the signals fed back to the L64733C from the L64734 to control the synthesizer.

**Figure 13 L64734 Synchronous AC Timing - Synthesizer Control**



The numbers in the first column of Table 12 refer to the timing parameters shown in the preceding figures. All parameters in the timing tables apply for  $T_A = 0\text{ }^{\circ}\text{C}$  to  $70\text{ }^{\circ}\text{C}$  and a capacitive load of 15 pF.



**Table 12 L64734 AC Timing Parameters**

Parameter		Description	90 MHz		Units
			Min	Max	
1	t <sub>CYCLE</sub>	Clock Cycle for PCLK	11.1	33.3 <sup>1</sup>	ns
2	t <sub>PWH</sub>	Clock Pulse Width HIGH	6	–	ns
3	t <sub>PWL</sub>	Clock Pulse Width LOW	5	–	ns
4	t <sub>S</sub>	Input Setup Time to CLK	4	–	ns
5	t <sub>H</sub>	Input Hold to CLK	4	–	ns
6	t <sub>ODS</sub>	Output Delay from PCLK, serial mode	3	8	ns
6	t <sub>ODP</sub>	Output Delay from BCLKOUT, parallel mode	3	–	PCLK cycles
7	t <sub>RWH</sub>	Reset Pulse Width HIGH	3	–	CLK cycles
8	t <sub>WK</sub>	Wake-Up Time	280	–	CLK cycles
9	T <sub>DLY</sub>	Delay from COEn	–	6	ns
10	t <sub>CYCLE_PS</sub>	Clock Cycle for PSOUTp, PSOUTn clock	14	35	ns
11	t <sub>PWH_PS</sub>	PSOUT Clock Pulse Width HIGH	6	–	ns
12	t <sub>PWL_PS</sub>	PSOUT Clock Pulse Width LOW	6	–	ns

1. Minimum Fs (sampling clock = 30 MHz).

---

## L64733C/734 Chipset Ordering Information

The L64733C-48 is available in a 48-pin TQFP package, the L64733C-44 is available in a 44-pin MLF2 package, and the L64734 is available in a 100-pin PQFP package. They are ordered as a set. Table 13 gives ordering information for the chipset.

**Table 13 L64733C/734 Chipset Ordering Information**

Order Number	Package Type	Operating Range
Kit 733x 734y x = 733 version y = 734 version	48-pin TQFP (L64733C-48) 44-pin MLF2 (L64733C-44) 100-pin PQFP (L64734)	Commercial

The tables and figures that follow provide pinouts and mechanical drawings for each package in the chipset.


## L64733C-48 Pinout and Packaging Information

The following subsections provide pinout and packaging information for the 48-pin L64733C chip.

### L64733C-48 Pinouts

Figure 14 gives the pinout for the 48-pin TQFP L64733C-48 package.


**Figure 14 L64733C 48-Pin TQFP Pinout**



# L64733C-48 Mechanical Drawing

Figure 15 is a mechanical drawing for the 48-pin TQFP L64733C-48 package.

**Figure 15 L64733C-48 48-pin TQFP Mechanical Drawing**




# L64733C-44 Pinout and Packaging Information

The following subsections provide pinout and packaging information for the 44-pin L64733C chip.

## L6433C-44 Pinout

Figure 16 gives the pinout for the 44-pin QFN L64733-44 package.


**Figure 16 L64733 44-Pin QFN Pinout**



# L64733C-44 Mechanical Drawings

Figure 17 is a mechanical drawing for the 44-pin QFN L64733-44 package.

Figure 17 L64733C-44 44-pin QFN Mechanical Drawing



<b>MAXIM</b>		
<small>PROPRIETARY INFORMATION</small>		
<small>TITLE</small>		
PACKAGE OUTLINE, 44,48L QFN, 7x7x0.90 MM		
<small>APPROVAL</small>	<small>DOCUMENT CONTROL NO.</small>	<small>REV</small>
	21-0092	D 1/2

Figure 17 L64753-44 44-pin QFN Mechanical Drawing (Cont.)

NOTES:

1. DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM(.012 INCHES MAXIMUM)
2. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M. - 1994.
3. N IS THE NUMBER OF TERMINALS.  
Nd IS THE NUMBER OF TERMINALS IN X-DIRECTION &  
Ne IS THE NUMBER OF TERMINALS IN Y-DIRECTION.
4. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.
5. THE PIN #1 IDENTIFIER MUST EXIST ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR OTHER FEATURE OF PACKAGE BODY.
6. EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
7. ALL DIMENSIONS ARE IN MILLIMETERS.
8. THE SHAPE SHOWN ON FOUR CORNERS ARE NOT ACTUAL I/O.
9. PACKAGE WARPAGE MAX 0.08mm.
10. APPLIED FOR EXPOSED PAD AND TERMINALS.  
EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING.
11. APPLIED ONLY FOR TERMINALS.
12. MEETS JEDEC M0220.

SYMBOL	COMMON DIMENSIONS			No. of Terminals
	MIN.	NOM.	MAX.	
A	—	0.90	1.00	
A1	0.00	0.01	0.05	11
A2	—	0.65	0.80	
A3	0.20 REF.			
D	7.00 BSC			
D1	6.75 BSC			
F	7.00 BSC			
E1	6.75 BSC			
Ø	12°			
P	0.24	0.42	0.60	
R	0.13	0.17	0.23	

SYMBOL	PITCH VARIATION C			No. of Terminals	SYMBOL	PITCH VARIATION D			No. of Terminals
	MIN.	NOM.	MAX.			MIN.	NOM.	MAX.	
Ⓞ	0.50 BSC			3	Ⓞ	0.50 BSC			3
N	44			3	N	48			3
Nd	11			3	Nd	12			3
Ne	11			3	Ne	12			3
L	0.50	0.80	0.75	1	l	0.30	0.40	0.45	
b	0.18	0.23	0.30	4	b	0.18	0.23	0.30	4
Q	0.30	0.40	0.65		Q	0.00	0.20	0.45	
D2	SEE EXPOSED PAD VARIATION: A,B,D				D2	SEE EXPOSED PAD VARIATION: C			
E2	SEE EXPOSED PAD VARIATION: A,B,D				E2	SEE EXPOSED PAD VARIATION: C			

SYMBOLS	D2			E2			NOTE
	MIN	NOM	MAX	MIN	NOM	MAX	
EXPOSED PAD VARIATIONS	A	4.55	4.70	4.85	4.55	4.70	4.85
	B	3.15	3.30	3.45	3.15	3.30	3.45
	C	4.95	5.10	5.25	4.95	5.10	5.25
	D	3.65	3.80	3.95	3.65	3.80	3.95

EXAMPLE: WE CAN CALL VARIATION "CA" FOR 44 TERMINAL QFN WITH 4.70x4.70 mm NOMINAL EXPOSED PAD DIMENSION. THE FORMER ONE IN VARIATION IS FOR PITCH VARIATION AND THE LATTER ONE IS FOR EXPOSED PAD VARIATION.

<b>MAXIM</b>			
PROPRIETARY INFORMATION			
TITLE: PACKAGE OUTLINE, 44,48L QFN, 7x7x0.90 MM			
APPROVAL	DOCUMENT CONTROL NO.	REV	D
	21-0092		2/2


# L64734 Pinout and Packaging Information

The following subsections provide pinout and packaging information for the L64734.

## L64734 Pinouts

Figure 18 gives the pinout for the 100-pin PQFP L64734 package.

**Figure 18 L64734 100-Pin PQFP Pinout**






# L64734 Mechanical Drawings


Figure 19 and Figure 20 show the mechanical drawings for the 100-pin PQFP L64734 package.

Figure 19 100-pin PQFP (UD) Mechanical Drawing



**Important:** This drawing may not be the latest version. For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative.

**Figure 20 100-pin PQFP (UD) Mechanical Drawing (Cont.)**



**Important:** This drawing may not be the latest version. For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code UD.

---

## Notes

## Sales Offices and Design Resource Centers

<b>LSI Logic Corporation Corporate Headquarters</b> Tel: 408.433.8000 Fax: 408.433.8989	<b>Illinois</b> Oakbrook Terrace Tel: 630.954.2234 Fax: 630.954.2235	<b>Texas</b> Austin Tel: 512.388.7294 Fax: 512.388.4171	<b>Korea</b> Seoul <b>LSI Logic Corporation of Korea Ltd</b> Tel: 82.2.528.3400 Fax: 82.2.528.2250
<b>NORTH AMERICA</b>	<b>Kentucky</b> Bowling Green Tel: 270.793.0010 Fax: 270.793.0040	Plano ◆ Tel: 972.244.5000 Fax: 972.244.5001	<b>The Netherlands</b> Eindhoven <b>LSI Logic Europe Ltd</b> Tel: 31.40.265.3580 Fax: 31.40.296.2109
<b>California</b> Irvine ◆ Tel: 949.809.4600 Fax: 949.809.4444	<b>Maryland</b> Bethesda Tel: 301.897.5800 Fax: 301.897.8389	Houston Tel: 281.379.7800 Fax: 281.379.7818	<b>Singapore</b> Singapore <b>LSI Logic Pte Ltd</b> Tel: 65.334.9061 Fax: 65.334.4749
Pleasanton Design Center Tel: 925.730.8800 Fax: 925.730.8700	<b>Massachusetts</b> Waltham ◆ Tel: 781.890.0180 Fax: 781.890.6158	<b>Canada</b> <b>Ontario</b> Ottawa ◆ Tel: 613.592.1263 Fax: 613.592.3253	<b>Sweden</b> Stockholm <b>LSI Logic AB</b> ◆ Tel: 46.8.444.15.00 Fax: 46.8.750.66.47
San Diego Tel: 858.467.6981 Fax: 858.496.0548	Burlington - Mint Technology Tel: 781.685.3800 Fax: 781.685.3801	<b>INTERNATIONAL</b>	<b>Taiwan</b> Taipei <b>LSI Logic Asia, Inc. Taiwan Branch</b> Tel: 886.2.2718.7828 Fax: 886.2.2718.8869
Silicon Valley ◆ Tel: 408.433.8000 Fax: 408.954.3353	<b>Minnesota</b> Minneapolis ◆ Tel: 612.921.8300 Fax: 612.921.8399	<b>France</b> Paris <b>LSI Logic S.A. Immeuble Europa</b> ◆ Tel: 33.1.34.63.13.13 Fax: 33.1.34.63.13.19	<b>United Kingdom</b> Bracknell <b>LSI Logic Europe Ltd</b> ◆ Tel: 44.1344.426544 Fax: 44.1344.481039
Wireless Design Center Tel: 858.350.5560 Fax: 858.350.0171	<b>New Jersey</b> Red Bank Tel: 732.933.2656 Fax: 732.933.2643	<b>Germany</b> Munich <b>LSI Logic GmbH</b> ◆ Tel: 49.89.4.58.33.0 Fax: 49.89.4.58.33.108	◆ Sales Offices with Design Resource Centers
<b>Colorado</b> Boulder ◆ Tel: 303.447.3800 Fax: 303.541.0641	Cherry Hill - Mint Technology Tel: 856.489.5530 Fax: 856.489.5531	Stuttgart ◆ Tel: 49.711.13.96.90 Fax: 49.711.86.61.428	
Colorado Springs Tel: 719.533.7000 Fax: 719.533.7020	<b>New York</b> Fairport Tel: 716.218.0020 Fax: 716.218.9010	<b>Italy</b> Milan <b>LSI Logic S.P.A.</b> ◆ Tel: 39.039.687371 Fax: 39.039.6057867	
Fort Collins Tel: 970.223.5100 Fax: 970.206.5549	<b>North Carolina</b> Raleigh Tel: 919.785.4520 Fax: 919.783.8909	<b>Japan</b> Tokyo <b>LSI Logic K.K.</b> ◆ Tel: 81.3.5463.7821 Fax: 81.3.5463.7820	
<b>Florida</b> Boca Raton Tel: 561.989.3236 Fax: 561.989.3237	<b>Oregon</b> Beaverton Tel: 503.645.0589 Fax: 503.645.6612	Osaka ◆ Tel: 81.6.947.5281 Fax: 81.6.947.5287	
<b>Georgia</b> Alpharetta Tel: 770.753.6146 Fax: 770.753.6147			

Visit us at our web site: <http://www.lsillogic.com>

### ISO 9000 Certified

LSI Logic Corporation reserves the right to make changes to any products and services herein at any time without notice. LSI Logic does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by LSI Logic; nor does the purchase, lease, or use of a product or service from LSI Logic convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of LSI Logic or of third parties.