



## L8400

## LINEAR INTEGRATED CIRCUIT


### FET BIAS CONTROLLER

#### DESCRIPTION

The UTC **L8400** is designed to bias the MOSFETs that are commonly used in LNBS that can implies minimum external components requires.

#### FEATURES


- \* Can Bias up to 4 FETs
- \* Drain Current Adjustable by Two External Resistors.
- \* Two Sets of Drain Current can be Setted.




SSOP-16(150mil)

#### ORDERING INFORMATION


Ordering Number	Package	Packing
L8400G-R16-R	SSOP-16	Tape Reel
L8400G-R16-T	SSOP-16	Tube

<p>L8400G-R16-T</p>  <p>(1)Packing Type (2)Package Type (3)Green Package</p>	<p>(1) T: Tube, R: Tape Reel (2) R16: SSOP-16 (3) G: Halogen Free and Lead Free</p>
---	---

#### MARKING



## PIN CONFIGURATION



## FUNCTIONAL DIAGRAM




Fig.1

## FUNCTIONAL DESCRIPTION

The UTC **L8400** includes one negative supply required for gate biasing from the single supply voltage, and all the other bias requirements for external FETs. As fig.1

A low current negative supply voltage includes an internal OSC and two 47nF external cap. The negative rail generator is common to all devices. This negative supply voltage used to drive the FET's gate to obtain the required drain current because of the FET is a depletion mode transistor.

There are four stages in the IC to biasing the four external FETs. The drain voltage of the external FET FET1~4 is 2.2 volts set by the UTC **L8400**.

The drain current of external FET is determined by the external resistor R<sub>CAL1</sub> or R<sub>CAL2</sub>. External resistor R<sub>CAL1</sub> sets the drain current of FET1 and FET 2, and resistor R<sub>CAL2</sub> sets the drain current of FET3 and FET4.

### ■ ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	$V_{CC}$	-0.6 ~ 15	V
Supply Current	$I_{CC}$	100	mA
Drain Current (per FET)(set by $R_{CAL1}$ and $R_{CAL2}$ )	$I_D$	0 ~ 15	mA
Output Current	$I_O$	100	mA
Power Dissipation( $T_A=25^\circ\text{C}$ )	$P_D$	500	mW
Operating Temperature	$T_{OPR}$	-40 ~ +70	$^\circ\text{C}$
Storage Temperature	$T_{STG}$	-50 ~ +85	$^\circ\text{C}$

### ■ ELECTRICAL CHARACTERISTICS

( $T_A=25^\circ\text{C}$ ,  $V_{CC}=5\text{V}$ ,  $I_D=10\text{mA}$ ,  $R_{CAL1}=R_{CAL2}=33\text{K}\Omega$ , unless otherwise specified.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	$V_{CC}$		5		12	V
Supply Current	$I_{CC}$	$I_{D1}$ to $I_{D4}=0$			15	mA
		$I_{D1}$ to $I_{D4}=10\text{mA}$			75	
Substrate Voltage (Internally generated)	$V_{SUB}$	$I_{SUB}=0$	-3.5	-3	-2	V
		$I_{SUB}=-200\mu\text{A}$			-2	
Output Noise	Gate Voltage	$E_{NG}$			0.005	$V_{PKPK}$
	Drain Voltage	$E_{ND}$			0.02	
Oscillator Freq.	$f_O$		200	350	800	kHz

### ■ GATE CHARACTERISTICS


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Output Current Range	$I_{GO}$		-30		2000	$\mu\text{A}$	
Output Voltage	Output Low	$V_{OL}$	$I_{D1}$ to $I_{D4}=12\text{mA}$	-3.5		-2	V
			$I_{G1}$ to $I_{G4}=0$				V
		$V_{OL}$	$I_{D1}$ to $I_{D4}=12\text{mA}$	-3.5		-2	V
			$I_{G1}$ to $I_{G4}=-10\mu\text{A}$				V
	Output High	$V_{OH}$	$I_{D1}$ to $I_{D4}=8\text{mA}$	0		1	V
			$I_{G1}$ to $I_{G4}=0$				V

Note: Noise voltage measurement would be ignored in production.

### ■ DRAIN CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Current	$I_D$		8	10	12	mA
Current Change	With $V_{CC}$	$\Delta I_{DV}$		0.02		%/V
	With $T_J$	$\Delta I_{DT}$		0.05		%/ $^\circ\text{C}$
Voltage	$V_D$		2	2.2	2.4	V
Voltage Change	With $V_{CC}$	$\Delta V_{DV}$		0.5		%/V
	With $T_J$	$\Delta V_{DT}$		50		ppm

■ TYPICAL APPLICATION CIRCUIT



\* Stripline Elements

Fig.2

## ■ APPLICATIONS INFORMATION

It is application circuit of UTC **L8400** in figure 2, the bias circuits is stable fully in  $-40^{\circ}\text{C} \sim 70^{\circ}\text{C}$ .

$C_{NB}$  and  $C_{SUB}$  are used to generated the negative supply on pin  $C_{SUB}$  (about  $-3\text{V}$ ), which can be used to power other external circuits, but it is low load current is noticeable.

$C1$  and  $C2$  are used to suppress noise or RF interference in each stage of the IC or other external circuits in application circuit system. Value of  $C1$  and  $C2$  could be used in  $1\text{nF}$  to  $100\text{nF}$  as design dependent.

$R_{CAL1}$  and  $R_{CAL2}$  are used to set the drain current of FETs 1 & 2 and FETs 3 & 4. If the same drain current is required for all FETs on UTC **L8400**, then the pin  $R_{CAL1}$  and  $R_{CAL2}$  can be connected to GND through only one res of half normal value.

There are full protection for external FETs on chip: The gate output voltage is limited in  $-3.5\text{V} \sim 0.7\text{V}$  in any conditions including powerup and powerdown transients; If the negative bias generator be shorted or overloaded, the drain supply to FETs is shut down to avoid damage to the FETs by excessive drain current.

The fig.3 is typical applications of UTC **L8400** in LNB.







Fig.3

## ■ TYPICAL CHARACTERISTICS



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.