

L8560 Low-Power SLIC with Ringing

Features

- Full-feature set for central office applications
- Also ideal for ISDN terminal adapters, pair gain, and cable telephony applications
- Auxiliary input for second battery, and internal switch to enable its use to save power in short telephone loops
- 5 V only operation or optional ±5 V operation for reduced power consumption
- Low active power (85 mW typical) and scan power (61 mW typical) with 5 V only operation
- Low active power (68 mW typical with auxiliary battery) and scan power (45 mW typical) with ±5 V operation
- Quiet tip/ring polarity reversal
- Per-line ringing available for short loops
- Reduced overhead and increased current limit during ring mode for lower-battery operation or increased ring loop length
- Supports meter pulse injection
- Distortion-free full duplex from 0 mA dc loop current on-hook transmission
- Convenient operating states:
 - Forward powerup
 - Polarity reversal powerup
 - Forward sleep
 - Ground start
 - Disconnect
- Adjustable supervision functions:
 - Off-hook detector with longitudinal rejection
 - Ground key detector with longitudinal rejection
 - Ring trip detector
- Independent, adjustable dc and ac parameters:
 - dc feed resistance (44-pin PLCC version)
 - Loop current limit
 - Termination impedance
- Thermal protection

Description

The L8560 full-feature, low-power subscriber line interface circuit (SLIC) is optimized for low power consumption while providing an extensive set of features. This part is ideal for ISDN terminal adapter applications and short-loop, power-sensitive applications such as pair gain and cable telephony. This part is also designed for PBX, DLC, or CO applications.

The SLIC includes an auxiliary battery input and a battery switch. In short-loop applications, SLICs can be used in high battery to present a high on-hook voltage, and then switched to low battery to reduce off-hook power.

To help minimize the required auxiliary battery voltage, the dc feed resistance and overhead voltage are set at 55 Ω and 6.7 V, respectively. This allows an undistorted on-hook transmission of a 3.14 dBm signal into a 900 Ω loop impedance.

The device offers the reverse battery function. Using the reverse battery, the device can provide a balanced power ring signal to tip and ring. In this mode of operation, the battery switch is used to apply a high-voltage battery during ringing and a lower-voltage battery during the talk and idle states. Also included in the L8560 is a dc current-limit switch, which increases the dc current limit during power ringing. In addition, dc overhead voltage is reduced during the ring state. With the battery and current-limit switches, and overhead reduction, the L8560 can provide sufficient power to ring a true North American 5 REN load of 1386 Ω + 40 μF .

The device offers ring trip and loop closure supervision with 0.3 V and 2 mA hysteresis, respectively. It also includes the ground start state and ring ground detection. A summing node for meter pulse injection to 2.2 Vrms is also included. The 44-pin PLCC version also has a spare uncommitted op amp, which may be used for ac gain setting or meter pulse filtering.

Table of Contents

Contents	Page	Contents	Page
Features	1	Power Ringing Load	28
Description	1	Crest Factor	
Pin Information	6	Current-Limit Switch	29
Functional Description	9	Ring Trip	29
Absolute Maximum Ratings	10	Reference Designs for ISDN TA Application	ons 31
Recommended Operating Conditions	11	Design Considerations	33
Electrical Characteristics		Unbalanced Bused Ring Signal Application	n 33
Ring Trip Requirements	16	Ring Trip Detection	33
Test Configurations	17	ac Design	37
Applications	19	First-Generation Codecs	37
Characteristic Curves	19	Second-Generation Codecs	37
dc Applications	21	Third-Generation Codecs	37
Battery Feed	21	Design Examples	39
Overhead Voltage	22	Example 1, Real Termination	39
Adjusting Overhead Voltage	23	Example 2, Complex Termination	39
Adjusting dc Feed Resistance	23	Example 3, Complex Termination Without	
Adjusting Overhead Voltage and dc F		Spare Op Amp	39
Resistance Simultaneously	24	Complex Termination Impedance Design	
Loop Range	24	Example Using L8560 Without Spare	
Off-Hook Detection	24	Op Amp	40
Ring Ground Detection	25	ac Interface Using First-Generation Codeo	
Longitudinal Balance	25	Transmit Gain	41
Power Derating		Receive Gain	42
Battery Switch	26	Hybrid Balance	42
Vcc/Vee Supplies	27	Blocking Capacitors	43
Power Ringing	27	Outline Diagrams	44
Ringing SLIC Balanced Ring Signal		32-Pin PLCC	44
Generation	27	44-Pin PLCC	45
POTS for ISDN Terminal Adapters	27	Ordering Information	46

Table of Contents (continued)

Figures	Page	Figure 32. Thevenin Equivalent Ring Trip Circuit	
		for Balanced Ringing SLIC	29
Figure 1. Functional Diagram		Figure 33. POTS Interface with Balanced Ringing	
Figure 2. 32-Pin Diagram (PLCC Chip)	6	Using L8560 SLIC and T8503 Codec	31
Figure 3. 44-Pin Diagram (PLCC Chip)		Figure 34. Ring Trip Equivalent Circuit and	
Figure 4. Ring Trip Circuits		Equivalent Application	33
Figure 5. Basic Test Circuit		Figure 35. Basic Loop Start Application Circuit	
Figure 6. Metallic PSRR		Using T7504 Codec and Bused	
Figure 7. Longitudinal PSRR	17	Ringing	
Figure 8. Longitudinal Balance		Figure 36. Ground Start Application Circuit	35
Figure 9. RFI Rejection		Figure 37. ac Equivalent Circuit Not Including	
Figure 10. Longitudinal Impedance	18	Spare Op Amp	38
Figure 11. ac Gains	18	Figure 38. ac Equivalent Circuit Including Spare	
Figure 12. L8560 Receive Gain and Hybrid		Op Amp	38
Balance vs. Frequency		Figure 39. Interface Circuit Using First-Generation	
Figure 13. L8560 Transmit Gain and Return Lo)SS	Codec (Blocking Capacitors Not	
vs. Frequency	19	Shown)	41
Figure 14. L8560 Typical Vcc Power Supply		Figure 40. ac Interface Using First-Generation	
Rejection	19	Codec (Including Blocking Capacitors)	
Figure 15. L8560 Typical VBAT Power Supply		for Complex Termination Impedance	43
Rejection	19		
Figure 16. Loop Closure Program Resistor			
Selection		Tables Pa	age
Figure 17. Ring Ground Detection Programmin	ıg 20		
Figure 18. Loop Current vs. Loop Voltage	20	Table 1. L8560 Product Family Feature Summary	
Figure 19. Loop Current vs. Loop Resistance		Table 2. Pin Descriptions	
Figure 20. L8560 Typical SLIC Power Dissipati		Table 3. Input State Coding	
vs. Loop Resistance		Table 4. Supervision Coding	
Figure 21. Power Derating		Table 5. Power Supply	
Figure 22. Loop Current vs. Loop Voltage	21	Table 6. 2-Wire Port	
Figure 23. SLIC 2-Wire Output Stage	23	Table 7. Analog Pin Characteristics	14
Figure 24. Equivalent Circuit for Adjusting the		Table 8. Uncommitted Op Amp	
Overhead Voltage	23	Characteristics (44-Pin PLCC Only)	14
Figure 25. Equivalent Circuit for Adjusting the		Table 9. ac Feed Characteristics	
dc Feed Resistance	23	Table 10. Logic Inputs and Outputs	16
Figure 26. Adjusting Both Overhead Voltage as		Table 11. Parts List for Balanced Ringing Using	
dc Feed Resistance	24	T8503 Codec	32
Figure 27. Off-Hook Detection Circuit	24	Table 12. Parts List for Loop Start with Bused	
Figure 28. POTS Controlled from an ISDN		Ringing and Ground Start Applications.	
Terminal Adapter	28	Table 13. 600 Ω Design Parameters	37
Figure 29. Ringing Waveform Crest Factor = 1.			
	.6 28		
Figure 30. Ringing Waveform Crest Factor = 1.	.6 28		
	.6 28 .2 28		

Description (continued)

The L8560 product family is graded by different features, specifications, and package options. The L8560Axx is the basic full-feature SLIC that operates with 5 V and a battery supply, and is available in the 32-pin PLCC (AAU) package and the 44-pin PLCC package (AP). This part is graded as the 54 dB longitudinal balance part. Additional features (spare op amp and overhead voltage programming) are available in the 44-pin PLCC package.

The L8560CAU is available only in the 32-pin PLCC package and has a feature set similar to the AAU version, except the CAU version requires +5 V, -5 V, and battery power supplies. With this option, power consumption is greatly reduced.

The L8560DAU and L8560EP are available in the 32-pin and 44-pin PLCC packages and have feature sets identical to the L8560AAU and L8560AP, respectively, with the following modifications. These parts are graded as high longitudinal balance (63 dB), and have an additional logic state (scan with low battery) which allows for low on-hook power dissipation.

The L8560FAU and L8560GP are available in the 32-pin and 44-pin PLCC packages and have feature sets identical to the L8560AAU and L8560AP, respectively, with the following modifications. These parts are graded for lower longitudinal balance (50 dB), and have an additional logic state (scan with battery) which allows for low on-hook power dissipation.

Table 1 below summarizes the features in the L8560 product family.

Table 1. L8560 Product Family Feature Summary

Factions	L8560							
Feature	AAU	AP	CAU	DAU	EP	FAU	GP	
32-Pin PLCC	Х	NA	Х	Х	NA	Х	NA	
44-Pin PLCC	NA	Х	NA	NA	Х	NA	Χ	
5 V Operation	Х	Х	NA	X	Х	Х	Х	
±5 V Operation (reduced power consumption)	NA	NA	Х	NA	NA	NA	NA	
Operational VBAT1 (V)	-70	-70	-70	-70	-70	-70	-70	
Battery Switch	Х	Х	Х	X	Х	Х	Х	
Balanced Ring Mode	Х	Х	Х	X	Х	Х	Х	
Adjustable Overhead	NA	Х	NA	NA	Χ	NA	Χ	
Spare Op Amp	NA	Х	NA	NA	Х	NA	Х	
Reverse Battery	Х	Х	Х	Х	Х	Х	Х	
Scan Mode	Х	Х	Х	X	Х	Х	Х	
Scan Mode with Low Battery	NA	NA	NA	X	Х	Х	Х	
Longitudinal Balance (dB)*	54	54	54	63	63	50	50	
On-hook Transmission	Х	Х	Х	X	Х	Х	Х	
Ground Start	Х	Х	Х	X	Х	Х	Х	
Loop Start	Х	Х	Х	Χ	Х	Х	Х	
Ring Trip Detector	Х	Х	Х	Χ	Х	Х	Х	
Programmable Current Limit	Х	Х	Х	Χ	Х	Х	Х	
Thermal Protection	Х	Х	Х	X	Χ	Х	Χ	

^{*} More information is provided in the Applications section of this document.

Description (continued)






Figure 1. Functional Diagram

Pin Information



12-2548.L (F)

Figure 2. 32-Pin Diagram (PLCC Chip)



12-2548.f (F)

Figure 3. 44-Pin Diagram (PLCC Chip)

Pin Information (continued)

Table 2. Pin Descriptions

32-Pin	44-Pin	Symbol	Туре	Description		
9	1	DCOUT	0	dc Output Voltage. This output is a voltage that is directly proportional to the absolute value of the differential tip/ring current.		
10	2	IPROG	l	Current-Limit Program Input. A resistor to DCOUT sets the dc current limit of the device.		
11	3	CF2	_	Filter Capacitor 2. Connect a 0.1 μF capacitor from this pin to AGND.		
12	4	CF1	_	Filter Capacitor 1. Connect a 0.47 μF capacitor from this pin to pin CF2.		
_	5	SN	l	Summing Node. The inverting input of the uncommitted operational amplifier. A resistor or network to XMT sets the gain (44-pin PLCC only).		
_	6	XMT	0	Transmit ac Output Voltage. The output of the uncommitted operational amplifier (44-pin PLCC only).		
13	7	RTSN	l	Ring Trip Sense Negative. Connect this pin to the ringing generator signal through a high-value resistor.		
14	8	RTSP	I	Ring Trip Sense Positive. Connect this pin to the ring relay and the ringer series resistor through a high-value resistor.		
_	9	NC	_	No Connection. May be used as a tie point.		
15	10	AGND		Analog Signal Ground.		
_	11	NC	_	No Connection. May be used as a tie point.		
16	12	Vcc		5 V Power Supply.		
17	13	VBAT1		Battery Supply. Negative high-voltage battery, higher in magnitude than VBAT2.		
18	14	VBAT2		Auxiliary Battery Supply. Negative high-voltage battery, lower in magnitude than VBAT1, used to reduce power dissipation on short loops.		
19	15	BGND	_	Battery Ground. Ground return for the battery supply.		
20	16	RGDET	0	Ring Ground Detect. When high, this open-collector output indicates the presence of a ring ground. To use, connect a 100 k Ω resistor to Vcc.		
21	17	ICM	I	Common-Mode Current Sense. To program ring ground sense threshold, connect a resistor to Vcc and connect a capacitor to AGND to filter 50/60 Hz. If unused, the pin should be connected to ground.		
22	18	BS2	1	Battery Switch Slowdown. Connect a 0.22 μF capacitor to pin BS1.		
23	19	BS1		Battery Switch Slowdown. Connect a 0.22 μF capacitor to pin BS2. Also, connect a 0.1 μF capacitor in series with a 100 Ω resistor from BS1 to V _{BAT1} for stability.		
	20	NC		No Connection. May be used as a tie point.		
	21	NC	_	No Connection. May be used as a tie point.		
24	22	PT	I/O	Protected Tip. The output of the tip driver amplifier and input to loop sensing. Connect to loop through overvoltage protection.		
25	23	PR	I/O	Protected Ring. The output of the ring driver amplifier and input to loop sensing circuitry. Connect to loop through overvoltage protection.		

Pin Information (continued)

Table 2. Pin Descriptions (continued)

32-Pin	44-Pin	Symbol	Type	Description			
_	24	NC		No Connection. May be used as a tie point.			
26	25	B2	I	State Control Input. B0, B1, B2, and BR determine the state of the SLIC. See Table 3. Pin B2 has a 40 $\rm k\Omega$ pull-up.			
27	26	B1		State Control Input. B0, B1, B2, and BR determine the state of the SLIC. See Table 3. Pin B1 has a 40 $\rm k\Omega$ pull-up.			
28	27	В0	I	State Control Input. B0, B1, B2, and BR determine the state of the SLIC. See Table 3. Pin B0 has a 40 ${\rm k}\Omega$ pull-up.			
29	28	BR	Ι	State Control Input. B0, B1, B2, and BR determine the state of the SLIC. See Table 3. Pin BR has a 40 k Ω pull-up.			
_	29	NC	_	No Connection. May be used as a tie point.			
_	30	NC-NTP	_	No Connection. May not be used as a tie point.			
_	31	NC	_	No Connection. May be used as a tie point.			
30	32	TG	_	Transmit Gain. Connect a 4.32 kΩ resistor from this pin to VTX.			
31	33	VTX	0	The voltage at this pin is directly proportional to the differential tip/ring current.			
32	34	TXI		ac/dc Separation. Connect a 0.1 μF capacitor from this pin to VTX.			
1	35	NSTAT	0	Loop Detector Output/Ring Trip Detector Output. This output is a wired-OR of the NLC/NRDET outputs. When low, this logic output indicates that an off-hook condition exists or that ringing has been tripped.			
2	_	VEE	-	-5 V Power Supply L8560C.			
2	_	NC	_	No Connection L8560A/D/F. May be used as a tie point.			
_	36	NC	_	No Connection. May be used as a tie point.			
3	37	VITR	0	ac Output Voltage. This output is a voltage that is directly proportional to the differential ac tip/ring current.			
4	38	RCVP	I	Receive ac Signal Input (Noninverting). This high-impedance input controls the ac differential voltage on tip and ring.			
5	39	RCVN	Ι	Receive ac Signal Input (Inverting). This high-impedance input controls the ac differential voltage on tip and ring.			
_	40	NC	-	No Connection. May be used as a tie point.			
6	41	FB2	-	Polarity Reversal Slowdown. Connect a capacitor to ground.			
7	42	FB1		Polarity Reversal Slowdown. Connect a capacitor to ground.			
8	43	LCTH	I	Loop Closure Threshold Input. Connect a resistor to DCOUT to set off-hook threshold.			
_	44	DCR	I	dc Resistance. Short to analog ground for dc feed resistance of 55 Ω . The dc feed resistance can be increased to a nominal 760 Ω by shorting DCR to DCOUT. Intermediate values can be set by a simple resistor divider from DCOUT to ground with the trip at DCR (44-pin PLCC only).			

Functional Description

Table 3. Input State Coding

В0	B1	B2	BR	State/Definition
1	1	0	1	Powerup, Forward Battery VBAT2. Pin PT is positive with respect to pin PR. VBAT2 is applied to the tip/ring drive amplifiers. On-hook transmission capability. All supervision active—an off-hook condition or a ring trip causes output NSTAT to go low.
1	0	0	1	Powerup, Reverse Battery VBAT2. Pin PR is positive with respect to pin PT. VBAT2 is applied to the tip/ring drive amplifiers. On-hook transmission capability. All supervision active—an off-hook condition or a ring trip causes output NSTAT to go low.
1	1	1	1	Powerup, Forward Battery VBAT1. Pin PT is positive with respect to pin PR. VBAT1 is applied to the tip/ring drive amplifiers. On-hook transmission capability. All supervision active—an off-hook condition or a ring trip causes output NSTAT to go low.
1	0	1	1	Powerup, Reverse Battery VBAT1. Pin PR is positive with respect to pin PT. VBAT1 is applied to the tip/ring drive amplifiers. On-hook transmission capability. All supervision active—an off-hook condition or a ring trip causes output NSTAT to go low.
0	1	1	1	Ground Start. Tip drive amplifier is turned off. The device presents a high impedance (>100 k Ω) to pin PT and a current-limited battery (VBAT1) to pin PR. Output pin RGDET indicates current flowing in the ring lead.
0	0	1	1	Low-Power Scan. Except for off-hook supervision, all circuits are shut down to conserve power. Only the off-hook detector affects output pin NSTAT. VBAT1 is applied to the tip/ring drive amplifiers. Pin PT is positive with respect to pin PR. On-hook transmission is disabled.
0	1	0	1	Low-Power Scan (L8560D/E/F/G Only). Except for off-hook supervision, all circuits are shut down to conserve power. Only the off-hook detector affects output pin NSTAT. VBAT2 is applied to the tip/ring drive amplifiers. Pin PT is positive with respect to pin PR. On-hook transmission is disabled.
0	0	0	1	Forward Disconnect. The tip and ring amplifiers are turned off and the SLIC goes into a high-impedance state (>100 k Ω). V _{BAT2} is applied to the SLIC.
1	1/0	1	0	Ring State. SLIC is powered up. V _{BAT1} is applied to the tip and ring amplifiers. Current limit is increased by a factor of 2.8. Overhead voltage is reduced to approximately 2.4 V. These conditions are necessary to supply sufficient power to drive a true North American 5 REN ringing load (1386 Ω + 40 μ F). Loop closure detector is disabled—only the ring trip detector affects output pin NSTAT. To apply a balanced ring signal to pins PR and PT, apply a 0 V to 5 V square wave to input pin B1. Ringing frequency is the frequency of the input wave at B1. To shape the ring signal at pins PR and PT, connect a capacitor from pin FB1 to ground and from pin FB2 to ground.

Table 4. Supervision Coding

Pin NSTAT	Pin RGDET
0 = off-hook or ring trip	1 = ring ground
1 = on-hook and no ring trip	0 = no ring ground

Absolute Maximum Ratings (TA = 25 °C)

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

Parameter	Symbol	Value	Unit
5 V Power Supply	Vcc	7.0	V
−5 V Power Supply (L8560C)	VEE	-7.0	V
Battery (talking) Supplies	VBAT1, VBAT2	- 75	V
VBAT2 Magnitude	IVBAT2I	IVBAT1I + 0.4	V
Logic Input Voltage	_	-0.5 to +7.0	V
Analog Input Voltage	_	-7.0 to +7.0	V
Maximum Junction Temperature	TJ	165	°C
Storage Temperature Range	Tstg	-40 to +125	°C
Relative Humidity Range	Rн	5 to 95	%
Ground Potential Difference (BGND to AGND)	_	±3	V
PT or PR Fault Voltage (dc)	Vpt, Vpr	(VBAT1 – 5) to +3	V
PT or PR Fault Voltage (10 x 1000 μs)	Vpt, Vpr	(VBAT1 – 15) to +15	V
Current into Ring Trip Inputs	IRTSP, IRTSN	±240	μΑ

Note: The IC can be damaged unless all ground connections are applied before, and removed after, all other connections. Furthermore, when powering the device, the user must guarantee that no external potential creates a voltage on any pin of the device that exceeds the device ratings. Some of the known examples of conditions that cause such potentials during powerup are 1) an inductor connected to tip and ring can force an overvoltage on VBAT through the protection devices if the VBAT connection chatters, and 2) inductance in the VBAT lead could resonate with the VBAT filter capacitor to cause a destructive overvoltage.

Recommended Operating Conditions

Parameter	Min	Тур	Max	Unit
Ambient Temperature	-40	_	85	°C
Loop Closure Threshold-detection Programming Range	5	10	ILIM	mA
dc Loop Current-limit Programming Range	5	40	50	mA
On- and Off-hook 2-wire Signal Level (@ Z LOOP = 200 Ω)	_	_	2.2	Vrms
ac Termination Impedance Programming Range	150	600	1300	Ω
VBAT1	-24	-48	-7 0	V
VBAT2	–16	_	VBAT1	V
Vcc	4.5	5.0	5.5	V
VEE (L8560C)	-4.75	-5.0	− 5.5	V
dc Feed Resistance Programming Range (excl. RP)	55	55	760	Ω

Electrical Characteristics

Minimum and maximum values are testing requirements in the temperature range of 25 °C to 85 °C and battery range of –24 V to –70 V. These minimum and maximum values are guaranteed to –40 °C based on component simulations and design verification of samples, but devices are not tested to –40 °C in production. The test circuit shown in Figure 5 is used, unless otherwise noted. Positive currents flow into the device.

Typical values are characteristics of the device design at 25 °C based on engineering evaluations and are not part of the test requirements. Supply values used for typical characterization are Vcc = 5.0 V, VEE = -5.0 V, VBAT1 = -48 V, VBAT2 = -25.5 V, unless otherwise noted.

Table 5. Power Supply

Vcc = 5.0 V, Vee = -5.0 V, Vec = -48 V, Vec = -19 V, unless otherwise noted.

Parameter	Min	Тур	Max	Unit
Power Supply Rejection 500 Hz to 3 kHz		_		
(See Figures 6, 7, 14, and 15.) ¹ :				
Vcc (1 kHz), Vee (1 kHz) ²	35	_	_	dB
VBAT1, VBAT2 (500 Hz—3 kHz)	45	_	_	dB
Thermal Protection Shutdown (T _{jc})		165	_	°C
Thermal Resistance, Junction to Ambient (θJA), Still Air, 44-pin PLCC	_	47	_	°C/W
Thermal Resistance, Junction to Ambient (θJA), Still Air, 32-pin PLCC	_	60		°C/W
Power Supply—Powerup, No Loop Current, VBAT2 Applied				
L8560A/D/E/F/G:				.
lcc	_	6.0	7.2	mA
IBAT1		120	200	μA
IBAT2	_	2.6	3.2	mA
Power Supply—Powerup, No Loop Current, VBAT1 Applied:		0.0	7.0	
Icc (L8560A/D/E/F/G)		6.0	7.2	mA
IBAT1 (L8560A)	_	2.8	3.3 2.0	mA mA
Іват1 (L8560D/E/F/G) Іват2 (L8560D/E/F/G)	_	1.65 1.0	1.3	mA
,		1.0	1.3	IIIA
Power Supply—Scan Mode, Forward Battery, No Loop Current,				
VBAT1 Applied: Icc (L8560A/D/E/F/G)		4.0	5.2	mA
IBAT1 (L8560A)	_	1.3	1.6	mA
IBAT1 (L8560D/E/F/G)	_	0.5	0.75	mA
IBAT2 (L8560D/E/F/G)	_	0.9	1.2	mA
Power Supply—Scan Mode, Forward Battery, No Loop Current,				
VBAT2 Applied:				
Icc		4.1	_	mA
IBAT1 (VBAT1 = -65 V)	_	200		μA
$I_{BAT2} (V_{BAT2} = -30 \text{ V})$	_	1.2		mA
Power Supply—Powerup, No Loop Current, L8560C Only:				
lcc	_	5.8	7.2	mA
lee		0.9	1.26	mA
Іватı (Vватı applied)	_	1.65	2.2	mA
Іват2 (Vват2 applied)		1.50	1.96	mA
IBAT1 (VBAT2 applied)		120	200	μΑ
Power Supply—Scan, Forward Battery, No Loop Current, VBAT1				
Applied, L8560C Only:				
lcc	_	4.1	5.5	mA
lee		0.81	1.1	mA
Іват (Vват1 applied)	_	0.43	0.56	mA
Power Supply—Ring Mode, No Loop Current:				
lcc	_	6.45	_	mA
IBAT1	_	2.2	_	mA

^{1.} This parameter is not tested in production. It is guaranteed by design and device characterization.

^{2.} VEE used for L8560C version only.

Table 6. 2-Wire Port

Parameter	Min	Тур	Max	Unit
Tip or Ring Drive Current = dc + Longitudinal + Signal Currents	65	_	_	mA
Signal Current	15	_	_	mArms
Longitudinal Current Capability per Wire ¹	8.5	15	_	mArms
dc Loop Current Limit ² : Programmability Range ³ Accuracy (B0 = BR = 5 V, RLOOP = 100 Ω , VBAT1 = -48 V or VBAT2 = -25.5 V active)	5 —		50 ±5	mA %
Powerup Open Loop Voltage Levels: Differential Voltage – VBAT2 (VBAT2 = -25.5 V) Differential Voltage – VBAT1 (VBAT1 = -48 V) ⁴ Differential Voltage – VBAT1 (ring mode)	VBAT2 + 6.9 VBAT1 + 7.1 VBAT1 + 5.5	VBAT2 + 6.5 VBAT1 + 6.7 VBAT1 + 2.4	VBAT2 + 6.1 VBAT1 + 6.3 —	> > >
Ground Start State: PT Resistance	100	_	_	kΩ
dc Feed Resistance (for ILOOP below current limit)	_	55	80	Ω
Loop Resistance Range (3.17 dBm overload into 600 Ω ; not including protection): ILOOP = 20 mA at VBAT1 = -48 V ILOOP = 20 mA at VBAT2 = -24 V	1940 760	_ _	_ _ _	$\Omega \ \Omega$
Longitudinal to Metallic Balance—IEEE ⁵ Std. 455 (See Figure 8.) ^{6, 7} : L8560A/C: 200 Hz to 2999 Hz Forward/Reverse Battery 3000 Hz to 3400 Hz Forward/Reverse Battery L8560D/E: 200 Hz to 2999 Hz Forward Battery 3000 Hz to 3400 Hz Forward Battery 200 Hz to 2999 Hz Reverse Battery 3000 Hz to 3400 Hz Reverse Battery L8560F/G: 200 Hz to 2999 Hz Forward/Reverse Battery	54 49 63 58 58 54	59 54 68 63 63 59	- - - - -	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
3000 Hz to 3400 Hz Forward/Reverse Battery	45	50	_	dB
Metallic to Longitudinal Balance: 200 Hz to 4 kHz	46	_	_	dB
RFI Rejection (See Figure 9.) ³ : 0.5 Vrms, 50 Ω Source, 30% AM Mod. 1 kHz 500 kHz to 100 MHz	_	– 55	-45	dBV

^{1.} The longitudinal current is independent of dc loop current.

^{2.} Current-limit ILIM is programmed by a resistor, RPROG, from pin IPROG to DCOUT. ILIM is specified at the loop resistance where current limiting begins (see Figure 22). Select RPROG ($k\Omega$) = 0.616 x ILIM (mA) – onset of current limit with input BR high. When input BR is low, the current will be increased by a factor of 2.8.

^{3.} This parameter is not tested in production. It is guaranteed by design and device characterization.

^{4.} Specification is reduced to |VBAT1 + 10.5 V| minimum when VBAT1 = -70 V at 85 °C. 5. *IEEE* is a registered trademark of The Institute of Electrical and Electronics Engineers, Inc.

^{6.} Longitudinal balance of circuit card will depend on loop series protection resistor matching and magnitude.

^{7.} Tested at 1000 Hz only. Full frequency specifications guaranteed by design and device characterization.

Table 7. Analog Pin Characteristics

Parameter	Min	Тур	Max	Unit
Differential PT/PR Current Sense (DCOUT):				
Gain (PT/PR to DCOUT)	_	-4 1.7	_	V/A
Offset Voltage @ ILOOP = 0	-200		200	mV
Loop Closure Detector Threshold ¹ :				
Programming Accuracy at 10 mA	_		±20	%
Ring Ground Detector Threshold ² :				
$R_{ICM} = 83 \text{ k}\Omega$	3	6	10	kΩ
Programming Accuracy	_	_	±25	%
Ring Trip Comparator:				
Input Offset Voltage ³	_	±10	_	mV
Internal Voltage Source (L8560A/D/E/F)	-8.6	-8.2	-7.6	V
Internal Voltage Source (L8560C)	-6.1	− 5.7	− 5.1	V
Current at Input RTSP ⁴	In – 0.5	ľΝ	In + 0.5	μΑ
RCVN, RCVP:				
Input Bias Current	_	-0.2	-1	μΑ
Loop Closure Detector Hysteresis	_	2	_	mΑ
Variation	_	15	_	%
THD 3 at VPT/PR = 2.2 Vrms, VoH = 12 V, ZT = 200 Ω	_	_	-35	dB
VITR Output Impedance	_	5	_	Ω
VITR Output Offset Voltage	_	20	_	mV
Average/dc Current to FB1 and FB2	_	29	_	μΑ
Tested as:				
(FB1 (FB) (-5 V) + FB1 (FB) (-63 V) + 2 FB1 (FB) (-35 V) +				
FB2 (FB) (-5 V) + FB2 (FB) (-63 V) + 2 FB2 (FB) (-35 V) +				
FB1 (RB) (-5 V) + FB1 (RB) (-63 V) + 2 FB1 (RB) (-35 V) +				
FB2 (RB) (-5 V) + FB2 (RB) (-63 V) + 2 FB2 (RB) (-35 V))/16				
Accuracy	_		±8	%

^{1.} Loop closure threshold is programmed by resistor RLCTH from pin LCTH to pin DCOUT.
2. Ring ground threshold is programmed by resistor RICM2 from pin ICM to VCC.

Table 8. Uncommitted Op Amp Characteristics (44-Pin PLCC Only)

Parameter	Min	Тур	Max	Unit
Input Offset Voltage	_	±5	_	mV
Input Offset Current	_	±10	_	nA
Input Bias Current	_	200	_	nA
Differential Input Resistance	_	1.5	_	$M\Omega$
Output Voltage Swing (R _L = 10 kΩ)	_	±3.5	_	Vpk
Output Resistance (Avcl = 1)	_	2.0	_	Ω
Small-signal GBW	_	700		kHz

^{3.} This parameter is not tested in production. It is guaranteed by design and device characterization.

^{4.} In is the sourcing current at RTSN. Guaranteed if In is within 5 μA to 30 μA .

Table 9. ac Feed Characteristics

Parameter	Min	Тур	Max	Unit
ac Termination Impedance ¹	150	_	1300	Ω
Longitudinal Impedance	_	0	_	Ω
Total Harmonic Distortion—200 Hz to 4 kHz ² : Off-hook On-hook			0.3 1.0	% %
Transmit Gain, f = 1 kHz (PT/PR to VITR; see Figure 11.)	-392	-400	-408	V/A
Receive + Gain, f = 1 kHz (RCVP to PT/PR) Receive - Gain, f = 1 kHz (RCVN to PT/PR)	7.76 -7.76	8.00 -8.00	8.24 -8.24	
Group Delay ² : Transmit, Powerup Receive		1 0.5		μs μs
Gain vs. Frequency (transmit and receive) (600 Ω termination; reference 1 kHz, 1 Vrms) ² : 200 Hz to 300 Hz 300 Hz to 3.4 kHz 3.4 kHz to 16 kHz 16 kHz to 266 kHz	-1.00 -0.3 -3.0	0.0 0.0 -0.1 —	0.05 0.05 0.3 2.5	dB dB dB dB
Gain vs. Level (transmit and receive)(reference 0 dBV) ² : –55 dB to +3 dB	-0.05	0	0.05	dB
Return Loss ^{2, 3} : 200 Hz to 500 Hz 500 Hz to 3400 Hz		30 36		dB dB
2-wire Idle-channel Noise (600 Ω termination): Psophometric ² C-message 3 kHz Flat ²	_ _ _	-87 2 10	-77 12 20	dBmp dBrnC dBrn
4-wire Idle-channel Noise: Psophometric ² C-message 3 kHz Flat ²	_ _ _	-82 7 15	-77 12 20	dBmp dBrnC dBrn
Transhybrid Loss ³ : 200 Hz to 500 Hz 500 Hz to 3400 Hz		30 36		dB dB

^{1.} Set by external components. Any complex impedance R1 + R2 || C between 150 Ω and 1300 Ω can be synthesized. 2. This parameter is not tested in production. It is guaranteed by design and device characterization.

^{3.} Return loss and transhybrid loss are functions of device gain accuracies and the external hybrid circuit. Guaranteed performance assumes 1% tolerance external components. Not tested in production.

Table 10. Logic Inputs and Outputs

Parameter	Symbol	Min	Тур	Max	Unit
Input Voltages: Low Level (permissible range) High Level (permissible range)	VIL	-0.5	0.4	0.7	V
	VIH	2.0	2.4	Vcc	V
Input Currents: Low Level (Vcc = 5.25 V, Vı = 0.4 V) High Level (Vcc = 5.25 V, Vı = 2.4 V)	IIL	-75	-115	-300	μΑ
	Іін	-40	-60	-100	μΑ
Output Voltages (open collector with internal pull-up resistor): Low Level (Vcc = 4.75 V, IoL = 360 μ A) High Level (Vcc = 4.75 V, IoH = $-20~\mu$ A)	Vol Voh	0 2.4	0.2	0.4 Vcc	V V

Ring Trip Requirements

- Ringing signal:
 - Voltage, minimum 35 Vrms, maximum 100 Vrms.
 - Frequency, 17 Hz to 23 Hz.
 - Crest factor, 1.4 to 2.
- Ringing trip:
 - ≤100 ms (typical), ≤250 ms (V_{BAT} = -33 V, loop length = 530 Ω).
- Pretrip:
 - The circuits in Figure 4 will not cause ringing trip.




Figure 4. Ring Trip Circuits

Test Configurations




Figure 5. Basic Test Circuit





Figure 6. Metallic PSRR

Figure 7. Longitudinal PSRR

Test Configurations (continued)




LONGITUDINAL BALANCE = $20 \log \frac{Vs}{VM}$

12-2584.c (F)

ILONG TIP VPT **BASIC** TEST CIRCUIT VPR **ILONG** RING $Z LONG = \frac{\Delta \ VPT}{\Delta \ ILONG} \ OR \frac{\Delta VPR}{\Delta \ ILONG}$

12-2585.a (F)

Figure 8. Longitudinal Balance



5-6756.a (F)

Vs = 0.5 Vrms 30% AM 1 kHz modulation.

f = 500 kHz—1 MHz.

Device in powerup mode 600 Ω termination.

Figure 9. RFI Rejection




Figure 10. Longitudinal Impedance

Figure 11. ac Gains

^{*} HP is a registered trademark of Hewlett-Packard Company.

Applications

Characteristic Curves




Figure 12. L8560 Receive Gain and Hybrid Balance vs. Frequency




Figure 14. L8560 Typical Vcc Power Supply Rejection




Figure 13. L8560 Transmit Gain and Return Loss vs. Frequency





Figure 15. L8560 Typical VBAT Power Supply Rejection

Characteristic Curves (continued)




LOOP CLOSURE THRESHOLD RESISTOR, RLCTH ($k\Omega$)

12-3015 (F)


Note: VBAT1 = -48 V, ITR = $1.2 \times 10^{-3} \text{ RLCTH } (\text{k}\Omega)$.

Figure 16. Loop Closure Program Resistor Selection




Note: Tip lead is open; VBAT1 = -48 V.

Figure 17. Ring Ground Detection Programming



Note: VBAT1 = -48 V; ILIM = 22 mA; Rdc1 = 55Ω .


Figure 18. Loop Current vs. Loop Voltage



Note: VBAT1 = -48 V; ILIM = 22 mA; Rdc1 = 55Ω .

Figure 19. Loop Current vs. Loop Resistance

Characteristic Curves (continued)



Note: VBAT1 = -48 V; ILIM = 22 mA; Rdc1 = 55 Ω .

12-3032 (1

Figure 20. L8560 Typical SLIC Power Dissipation vs. Loop Resistance




Figure 21. Power Derating

dc Applications

Battery Feed

The dc feed characteristic can be described by:

$$V_{T/R} = \frac{\left(\left|V_{BAT}\right| - V_{OH}\right) \times R_{L}}{R_{L} + 2R_{P} + R_{dc}}$$

$$I_{L} = \frac{\left|V_{BAT}\right| - V_{OH}}{R_{L} + 2R_{P} + R_{dc}}$$

where:

IL = dc loop current.

 $V_{T/R} = dc loop voltage.$

|VBAT| = battery voltage magnitude.

Note: The L8560 has a battery switch circuit that allows use of a primary battery, VBAT1, or an auxiliary battery, VBAT2. |VBAT| is the battery, VBAT1 or VBAT2, that is active. See the Battery Switch section for more information.


Voh = overhead voltage. This is the difference between the battery voltage and the open loop tip/ring voltage.

RL = loop resistance, not including protection resistors.

RP = protection resistor value.

Rdc = SLIC internal dc feed resistance.

The design begins by drawing the desired dc template. An example is shown in Figure 22.



Note: VBAT1 = -48 V; ILIM = 22 mA; Rdc1 = 55 Ω .

Figure 22. Loop Current vs. Loop Voltage

dc Applications (continued)

Starting from the on-hook condition and going through to a short circuit, the curve passes through two regions:

Region 1: On-hook and low loop currents. In this region, the slope corresponds to the dc resistance of the SLIC, Rdc1 (default is 55 Ω typical). The open circuit voltage is the battery voltage less the overhead voltage of the device, VoH (default is 6.7 V typical). These values are suitable for most applications but can be adjusted if needed. For more information, see the sections titled Adjusting dc Feed Resistance or Adjusting Overhead Voltage.

Region 2: Current limit. The dc current is limited to a starting value determined by external resistor RPROG, an internal current source, and the gain from tip/ring to pin DCOUT. Current limit is set by the equation:

IPROG X RPROG = ILIM X BDCOUT

Where:

IPROG = the current from an internal current source

RPROG = the external resistor used to set the current limit

BDCOUT = the transconductance from tip/ring to DCOUT, which is nominally 41.67 V/A

During nonringing modes, the internal current source is set at 75 μA , thus:

 $IPROG \times RPROG = ILIM \times BDCOUT$

 $R_{PROG} = I_{LIM} \times B_{DCOUT}/I_{PROG}$

RPROG (K) = $ILIM (mA) \times 0.04167 (V/mA)/75e-3 (mA)$

RPROG (K) = $0.556 \times ILIM (mA)$

Testing data shows that:

RPROG (K) = $0.616 \times ILIM (mA)$

This equation is a first-order estimation of the loop current at current-limit range.

For more precise loop current at current-limit range, the loop current is also determined by loop length, protection resistance, and battery voltage. It can be shown through calculations as follows:

Current-limit onset (ILonset):

$$I_{Lonset}(mA) = \frac{R_{PROG}(K)}{0.616}$$

Loop resistance where current-limit onsets (RLonset):

RLonset (
$$\Omega$$
) = $\frac{(|V_{BAT}| - V_{OH})(V)}{|I_{Lonset}(mA)|} \times 1000 - 2R_P - Rdc$

Tip/ring voltage where current-limit onsets (VT/Ronset):

$$V_{T/Ronset} = \frac{(|V_{BAT}| - V_{OH}) \times R_{Lonset}}{R_{Lonset} + 2R_{P} + Rdc}$$

Tip/ring voltage when loop resistance is Rloop (VT/Rloop):

 $V_{T/Rloop}(V) = I_{loop}(mA) \times R_{LOOP}(\Omega)/1000$

Loop current is now given by:

lloop (mA) = ILonset (mA) + (VT/Ronset – VT/Rloop) (V)/12.5 (k Ω)

O

$$Iloop (mA) = \frac{ILonset(mA) + VT/Ronset(V)/12.5(k\Omega)}{1 + Rloop (\Omega)/12500(k\Omega)}$$

Current limit is not sensitive to temperature variation.

Overhead Voltage

In order to drive an on-hook ac signal, the SLIC must set up the tip and ring voltage to a value less than the battery voltage. The amount that the open loop voltage is decreased relative to the battery is referred to as the overhead voltage and is expressed as:

$$VOH = |VBAT| - (VPT - VPR)$$

Without this buffer voltage, amplifier saturation will occur and the signal will be clipped. The L8560 is automatically set at the factory to allow undistorted on-hook transmission of a 3.17 dBm signal into a 900 Ω loop impedance.

The drive amplifiers are capable of 4 Vrms minimum (VAMP). So, the maximum signal the device can guarantee is:

$$V_{T/R} = 4 V \left(\frac{|Z_{T/R}|}{|Z_{T/R}| + 2R_P} \right)$$

For applications where higher signal levels are needed, e.g., periodic pulse metering, the 2-wire port of the SLIC can be programmed with pin DCR (pin DCR is not available in the 32-pin PLCC package). The first step is to determine the amount of overhead voltage needed. The peak voltage at output of tip and ring amplifiers is related to the peak signal voltage by:

$${\stackrel{\Lambda}{V}}_{AMP} = {\stackrel{\Lambda}{V}}_{T/R} \left(1 + \frac{2RP}{|Z_{T/R}|} \right)$$

dc Applications (continued)




Figure 23. SLIC 2-Wire Output Stage

In addition to the required peak signal level, the SLIC needs about 2 V from each power supply to bias the amplifier circuitry. It can be thought of as an internal saturation voltage. Combining the saturation voltage and the peak signal level, the required overhead can be expressed as:

$$\begin{split} \text{Voh} &= \text{Vsat} + \left(1 + \frac{2R_P}{|Z_{T/R}|}\right)^{\Lambda}_{VT/R} \\ &= \text{Vsat} + \left(1 + \frac{2R_P}{|Z_{T/R}|}\right) \sqrt{\frac{2|Z_{T/R}|}{1000}} \text{ x } 10^{\text{dBm/20}} \end{split}$$

where VsaT is the combined internal saturation voltage between the tip/ring amplifiers and VBAT (4.0 V typ.). RP (Ω) is the protection resistor value. ZT/R (Ω) is the ac loop impedance.

Example 1, On-Hook Transmission of a Meter Pulse:

Signal level: 2.2 Vrms into 200 Ω 35 Ω protection resistors

ILOOP = 0 (on-hook transmission of the metering signal)

Voh =
$$4.0 + \left(1 + \frac{2 \times 35}{200}\right) \sqrt{2} (2.2)$$


= 8.2 V

Accounting for Vsat tolerance of 0.5 V, a nominal overhead of 8.7 V would ensure transmission of an undistorted 2.2 V metering signal.

Adjusting Overhead Voltage

To adjust the open loop 2-wire voltage, pin DCR (44-pin PLCC only) is programmed at the midpoint of a resistive divider from ground to either –5 V or VBAT. In

the case of –5 V, the overhead voltage will be independent of the battery voltage. Figure 24 shows the equivalent input circuit to adjust the overhead.



12-2562.b (F)


Figure 24. Equivalent Circuit for Adjusting the Overhead Voltage

The overhead voltage is programmed by using the following equation:

Voh = 7.1 – 18.18 Vdcr
= 7.1 – 18.18
$$\left(-5 \times \left(\frac{R_1}{R_2 + R_1}\right)\right)$$

Adjusting dc Feed Resistance

The dc feed resistance may be adjusted with the help of Figure 25.



12-2560.c (F)

Figure 25. Equivalent Circuit for Adjusting the dc Feed Resistance

$$R_{dc} = 55 \Omega + 705 \Omega \frac{\Delta V_{DCR}}{\Delta V_{DCOUT}}$$
$$= 55 \Omega + 705 \Omega \left(\frac{R_1}{R_3 + R_1} \right)$$

dc Applications (continued)

Adjusting Overhead Voltage and dc Feed Resistance Simultaneously

The above paragraphs describe the independent setting of the overhead voltage and the dc feed resistance. If both need to be set to customized values, combine the two circuits as shown in Figure 26.




Figure 26. Adjusting Both Overhead Voltage and dc Feed Resistance

This is an equivalent circuit for adjusting both the do feed resistance and overhead voltage together.

The adjustments can be made by simple superposition of the overhead and dc feed equations:

$$Voh = 7.1 + 40 \left(\frac{R_1 \parallel R_3}{R_2 + R_1 \parallel R_3} \right)$$

$$R_{dc} = 55 \text{ k}\Omega + 705 \Omega \left(\frac{R_1}{R_2 + R_1} \right)$$

Lower-value resistors can be used; the only disadvantage is the power consumption of the external resistors.

Loop Range

The equation below can be rearranged to provide the loop range for a required loop current:

$$RL = \frac{|V_{BAT}| - V_{OH}}{I_L} - 2RP - Rdc$$

Off-Hook Detection

The loop closure comparator has built-in longitudinal rejection, eliminating the need for an external 60 Hz filter. This applies in both powerup and low-power scan states. The loop closure detection threshold is set by resistor RLCTH. Referring to Figure 27, NLC is high in an on-hook condition (ITR = 0, VDCOUT = 0) and VLCTH = 0.05 mA x RLCTH. The off-hook comparator goes low when VLCTH crosses zero and then goes negative:

VLCTH = 0.05 mA x RLCTH + VDCOUT = 0.05 x RLCTH - 0.04167 V/mA x ITR RLTCH ($k\Omega$) = 0.833 ITR (mA)

Testing data shows that: $RLTCH (k\Omega) = 0.899 ITR (mA)$




Figure 27. Off-Hook Detection Circuit

Note that NLC is internally wired-OR with the output of the ring trip detector (NRDET). The wired-OR, NSTAT, is a package output pin.

Note that if NSTAT is used to directly control logic input B2, connect a 0.01 μF capacitor from node LCTH to ground for filtering purposes. In this mode of operation, the L8560 will automatically switch to the lower-voltage battery under off-hook conditions.

Also note that NSTAT will toggle low with a ring ground in the ground start application. Under a ring ground, one-half of the current appears as differential. This total ring ground current is approximately two times the current limit; thus, the differential current is approximately equal to the current limit, which typically exceeds the loop closure threshold. Thus, in the ground start application, if RGDET trips, NSTAT will also trip. Under this condition, via software, ignore the NSTAT transition.

dc Applications (continued)

Ring Ground Detection

Pin ICM sinks a current proportional to the longitudinal loop current. It is also connected to an internal comparator whose output is pin RGDET. In a ground start application where tip is open, the ring ground current is half differential and half common mode. In this case, to set the ring ground current threshold, connect a resistor RICM from pin ICM to Vcc. Select the resistor according to the following relation:

$$R_{ICM}(k\Omega) = \frac{V_{CC} \times 120}{I_{RG}(mA)}$$

The above equation is shown graphically in Figure 17. It applies for the case of tip open. The more general equation can be used in ground key applications to detect a common-mode current ICM:

$$R_{ICM}(k\Omega) = \frac{V_{CC} \times 60}{ICM (mA)}$$

Longitudinal Balance

The SLICs are graded with different codes to represent different longitudinal balance specifications. The numbers are guaranteed by testing (Figures 5 and 8). However, for specific applications, the longitudinal balance may also be determined by termination impedance, protection resistance, and especially by the mismatch between protection resistors at tip and ring. This can be illustrated by:

$$LB = 20 \times log \frac{(368 + RP) \times (368 + ZT - RP)}{368 \times (2 \times [ZT - 2 \times RP] \times \Delta + \epsilon)}$$

where:

LB: longitudinal balance

RP: protection resistor value in Ω

ZT: magnitude of the termination impedance in Ω

 ϵ : protection resistor mismatch in Ω

Δ: SLIC internal tip/ring sensing mismatch

The Δ can be calculated using the above equation with these exceptions: ϵ = 0, ZT = 600 $\Omega,$ RP = 100 $\Omega,$ and the longitudinal balance specification on a specific code.

Now with Δ available, the equation will predict the actual longitudinal balance for RP, ZT, and ϵ .

Be aware that ZT may vary with frequency for complex impedance applications.

Power Derating

Thermal considerations can affect the choice of a 32-pin PLCC or a 44-pin PLCC package. Operating temperature range, maximum current limit, maximum battery voltage, minimum dc loop, and protection resistor values will influence the overall thermal performance. This section shows the relevant design equations and considerations in evaluating the SLIC thermal performance.

First, consider the L8560 SLIC in a 44-pin PLCC package. The still-air thermal resistance is 47 °C/W; however, this number implies zero airflow as if the L8560 were totally enclosed in a box. A more realistic number would be 43 °C/W. This is an experimental number that represents a thermal impedance with no forced airflow (i.e., from a muffin fan) but from the natural airflow as seen in a typical switch cabinet.

The SLIC will enter the thermal shutdown state at typically 165 °C. The thermal shutdown design should ensure that the SLIC temperature does not reach 165 °C under normal operating conditions.

Assume a maximum ambient operating temperature of 85 °C, a maximum current limit of 45 mA, and a maximum battery of –52 V. Further, assume a (worst case) minimum dc loop of 100 Ω and that 100 Ω protection resistors are used at both tip and ring.

- 1. TTSD TAMBIENT(max) = allowed thermal rise. $165 \,^{\circ}\text{C} - 85 \,^{\circ}\text{C} = 80 \,^{\circ}\text{C}$
- Allowed thermal rise = package thermal impedance SLIC power dissipation.
 °C = 43 °C/W SLIC power dissipation SLIC power dissipation (PD) = 1.9 W

Thus, if the total power dissipated in the SLIC is less than 1.9 W, it will not enter the thermal shutdown state. Total SLIC power is calculated as:

Total PD = maximum battery • maximum current limit + SLIC quiescent power.

For the L8560, SLIC quiescent power (PQ) is approximated at 0.167 W. Thus,

Total PD = $(-52 \text{ V} \cdot 45 \text{ mA}) + 0.167 \text{ W}$

Total PD = 2.34 W + 0.167 W

Total PD = 2.507 W

Power Derating (continued)

The power dissipated in the SLIC is the total power dissipation less the power that is dissipated in the loop.

SLIC PD = Total power – Loop power Loop power = $(I_{LIM})^2 \bullet (R_{LOOP(dc)} \min + 2RP)$ Loop power = $(45 \text{ mA})^2 \bullet (100 \Omega + 200 \Omega)$ Loop power = 0.61 W SLIC power = 0.61 W Power = 0.61

Thus, in this example, the thermal design ensures that the SLIC will not enter the thermal shutdown state.

The next example uses the 32-pin PLCC package and demonstrates the technique used to determine the maximum allowed current.

In this example, assume a 0 $^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$ operating range. Thus,

 $T_{TSD} - T_{AMBIENT (max)} = allowed thermal rise 165 °C - 70 °C = 95 °C$

To estimate the open-air thermal impedance, use the 43 °C/W parameter from the 44-pin PLCC and ratio the lead count.

Thermal impedance (32-pin PLCC) = 48 °C/W • $\left[\frac{44}{32}\right]$ = 59 °C/W

Again:

Allowed thermal rise = thermal impedance • SLIC power dissipation 95 °C = 59 °C/W • SLIC power dissipation SLIC PD = 1.6 W

In this example, again assume the dc loop + 2 \bullet protection resistors = 300 Ω , then:

(ILIM)(VBAT max) + PQ - (ILIM)² (Rdc + 2 RP) = 1.6 W
I • 52 + 0.167 - I² 300 = 1.6 W

$$300 I^2 - 52 I + 1.433 = 0$$

This is a quadratic equation whose solution is in the form:

$$X = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a}$$

$$I_{LIM} = \frac{52 \pm \sqrt{52^2 - (4)(300)(1.433)}}{2(300)}$$

$$I_{LIM} = \frac{52 \pm 31.4}{600}$$

Ignore the "+" term:

$$I_{LIM} = \frac{52 - 31.4}{600} = 34 \text{ mA}$$

Thus, 34 mA is the maximum allowable current limit in the 32-pin PLCC package under the conditions given in this example.

This type of analysis should be performed under the conditions of the user's particular application to ensure adequate thermal design.

Battery Switch

The L8560 SLIC provides an input for an auxiliary battery. Called VBAT2, this power supply should be lower in magnitude than the primary battery VBAT1. Under an acceptable loop condition, VBAT2 can be switched to provide the loop power through the amplifiers of the SLIC. The dc template, described in previous sections, is determined by the battery that is active—either VBAT1 or VBAT2.

There are several important applications where use of a lower-voltage battery in the off-hook state is desired to provide dc current to the loop, yet a higher-voltage battery is desired in on-hook or ringing modes. These applications are typically short-loop applications, such as an ISDN terminal adapter, fiber-in-the-loop applications, or a cable telephony interface.

Typically, in these applications, the maximum dc loop resistance (which includes the off-hook telephone handset plus twisted-cable pair) is relatively low. For example, Bellcore TA-909, *Generic Requirements and Objectives for Fiber in the Loop Systems*, specifies that in the off-hook state, 20 mA must be provided into a 430 Ω dc loop. To meet these requirements, a lower battery in the off-hook condition is important to minimize off-hook power consumption. Power conservation is important from a cost of energy point of view and is vital in remotely powered POTS interface applications.

While use of a low-voltage battery in off-hook short do loops is important, certain on-hook applications, such as providing a balanced power ring signal or maintaining compatibility with certain CPE such as answering machines, may require a higher magnitude battery.

With the logic-controlled battery switch, the L8560 is able to provide a higher-voltage battery to meet onhook battery voltage requirements. At the same time, the L8560 can accept a lower-voltage auxiliary battery during short-loop, off-hook applications. If a dc/dc converter with two fixed voltage outputs is used, tie the battery voltage that is higher in magnitude to VBAT1 and the voltage that is lower in magnitude to VBAT2. If it is

Battery Switch (continued)

desired to use a single battery supply or a dc/dc converter with a single programmable voltage output, tie VBAT1 to VBAT2 and connect the battery to this node. Note that VBAT1 is forced during the balanced ringing state.

VCC/VEE Supplies

The L8560A/D/E/F SLICs are designed to operate using battery and only a 5 V power supply. In this mode of operation, power for the tip/ring drive amplifiers, dc feedback loop, internal amplifiers, logic, ac, and reference circuits is drawn from the negative battery (and 5 V supply).

While the L8560A/D/E/F type devices offer very low power dissipation in both the sleep and active states, further reduction in power dissipation is possible by use of battery and +5 V and -5 V power supplies. The L8560C operates using battery, +5 V, and -5 V power supplies. When the -5 V is used, the internal amplifiers, logic, ac, and reference circuits draw power from the negative -5 V supply, not the negative battery. Since the magnitude of the -5 V supply is less than the battery, power consumption is reduced. With the L8560C, the tip/ring drive amplifiers and dc feedback loop still draw power from the battery.

Power Ringing

The L8560 ringing SLIC is designed with the capability of generating balanced power ring signal to tip and ring. Because the SLIC itself generates the power ringing signal, no ring relay is needed in this mode of operation. Alternatively, the L8560 SLIC can also be used in the more standard battery-backed, unbalanced ringing application. In this case, the ring signal is generated by a central ring generator and is bused to individual tip/ring pairs. A ringing relay is used during ringing to disconnect the SLIC from, and apply the ring generator to, the tip and ring pair.

This section discusses in detail the use of the L8560 ringing SLIC in either mode of application.

Ringing SLIC Balanced Ring Signal Generation

The internal dc current source drives current into or pulls current out from CFB1 and CFB2 depending on whether the SLIC is operating at battery forward or at battery reversal. The voltage at PT then will be positive

with respect to PR or vice versa. If a square wave signal is added to B1, the SLIC will be operating consecutively at battery forward, and then battery reversal. The differential output at PT and PR can be a balanced power ringing signal. Its frequency is equal to that of the square wave at B1. Its slew rate is determined by the size of the capacitors CFB1 and CFB2.

If a sinusoidally modulated pulse-width-modulation (PWM) signal is applied to B1, the differential output at PT and PR will be sinusoidal. Theoretically, it provides power ringing in a sinusoidal format. For more information, please refer to the *L8560 Sinusoidal Ringing Generation Using a PWM Input to B1* Application Note.

POTS for ISDN Terminal Adapters

The L8560 ringing SLIC is designed to provide a balanced power ring signal to tip and ring. This mode of operation is suited for short-loop, plain old telephone service (POTS) applications, such as ISDN terminal adapters (TA).

When ISDN was first visualized, it was thought that we would all exchange our existing telephones for new, full-feature ISDN phones. Digital technology would drive these sets to very low costs. While this may happen in the future, the current demand is for the ISDN TA to service a standard analog telephone. The challenges of this application are discussed here along with a suggested solution.

Until recently, POTS has been the exclusive domain of the service provider. Over its 100-year history, any architectural change was always required to be compatible with the existing installed local loop plant and all telephone sets.

If this is the expectation of the TA, it would be capable of being connected into the residence phone wiring to drive every phone in the house. It would also be designed with enough backup battery to provide uninterrupted service during electrical power interruptions. In this case, adherence to a standard, such as Bellcore's TA-909, is recommended.

For the case where a TA is only going to provide limited service, the design can be made less costly by limiting the scope of the device. An example of this limited scope would be the provision of analog jacks for a FAX/ modem and a phone set near the TA in a home office environment. A block diagram of a POTS design is outlined in Figure 28.

Power Ringing (continued)




Figure 28. POTS Controlled from an ISDN Terminal Adapter

Power Ringing Load

Bellcore TA-909 specifies that a minimum 40 Vrms must be delivered to a 5 REN ringing load of 1380 Ω + 40 μF. During the ringing state, VBAT1 is automatically applied to the tip/ring power amplifiers. For 5 REN load, it is recommended that VBAT1 be set to -65 Vdc. Also during the power ring state, the dc current limit is automatically boosted by a factor of 2.8 over the current limit set by resistor RPROG. Both of these factors are necessary to ensure delivery of 40 Vrms to the North American 5 REN ringing load of 1380 Ω + 40 μ F.


Crest Factor

The balanced trapezoidal ring signal is generated by simply toggling the SLIC between the powerup state forward and powerup reverse battery states. The state change is done by applying a square wave (whose frequency is the desired ring frequency) to logic input B1. Capacitors FB1 and FB2 are used to control or ramp the speed of the transition of the battery reverse, thus shaping the balanced ring signal. Waveforms of crest factors 1.6 and 1.2 are shown in Figure 29 and Figure 30.

In a real application, the ringing trapezoidal waveform crest factor can be estimated by:

Crest factor =
$$\frac{1}{\sqrt{1 - \frac{4 \times f \times C_{FB} \times (|V_{BAT}| - V_{OH})}{3 \times I_{CS}}}}$$

Where: f = ringing frequency; CFB = (CFB1 + CFB2)/2; Ics = 29 μ A @ \pm 8% accuracy over temperature; Voh = SLIC overhead during ring.




12-3346a (F)

12-3286

Note: Slew rate = 5.65 V/ms; trise = tfall = 23 ms; pwidth = 2 ms; period = 50 ms.

Figure 29. Ringing Waveform Crest Factor = 1.6



12-3347a (F)

Note: Slew rate = 10.83 V/ms; trise = tfall = 12 ms; pwidth = 13 ms; period = 50 ms.

Figure 30. Ringing Waveform Crest Factor = 1.2

Power Ringing (continued)

Current-Limit Switch

During nonringing modes, the internal current source is set at 75 μ A. During the ring mode, the current limit is automatically increased by a factor of 2.8. This is done to provide sufficient ring to a true North American 5 REN load. This is done internally by increasing the value of IPROG from 75 μ A to 210 μ A, thus:

IPROG • RPROG = ILIM • BDCOUT

RPROG = ILIM • BDCOUT/IPROG

RPROG(K) = ILIM (mA) • 0.04167 (V/mA)/210e-3 (mA)

RPROG(K) = 0.198 • ILIM (mA)

In the current-limit region, the dc template has a high resistance (12.5 $k\Omega$).

Ring Trip

Ring trip is accomplished by filtering the voltage seen at node DCOUT and applying it to the integrated ring trip comparator. DCOUT is a voltage proportional to the tip/ring current, and under short dc loop conditions, onhook ringing current and off-hook current provide sufficient voltage differential at DCOUT to distinguish that a ring trip condition has occurred. The ring trip comparator threshold is set via a resistor between the ring trip comparator and ground.


Output NSTAT is automatically set to detect ring trip during the balanced ring mode. During quiet intervals of ringing, output NSTAT is automatically determined by the loop closure detector.

The equivalent ring trip circuit for the balanced ringing SLIC application is shown in Figure 31.

The equations governing ring trip are derived below.

Capacitors C_2 and C_4 , in conjunction with resistors R_2 and R_4 , form a double-pole, low-pass filter that smooths the voltage seen at DCOUT. The poles of the filters are determined by C_2 and C_4 . Where these poles are set will influence both the ripple seen at DCOUT and the speed of the transition of the voltage at DCOUT from the pretrip to the tripped level. For the derivation of the ring trip threshold equations, capacitors C_2 and C_4 can be ignored.

Redrawing the circuit, ignoring the capacitors, and taking the Thevenin equivalent circuit of the network at RTSN gives the results shown below in Figure 32.



12-3349.b (F)

Figure 31. Equivalent Ring Trip Circuit for Balanced Ringing SLIC




Figure 32. Thevenin Equivalent Ring Trip Circuit for Balanced Ringing SLIC

Power Ringing (continued)

IRTSN =
$$\frac{\left(\frac{R3}{R3 + R1} VDCOUT\right) - (-8.2 V)}{\frac{R1R3}{R1 + R3} + R2 + 15 k\Omega}$$

At the trip point, the internal current repeater will force IRTSP to be equal to IRTSN and VRTSP will be equal to VRTSN, which is –8.2 V. Thus, at the trip point:

$$IRTSN = IRTSP = \frac{0 - (-8.2)}{R4}$$

Thus:

$$\frac{\left(\frac{R3}{R3 + R1}\right) V D C O U T + 8.2 V}{\frac{R1R3}{R1 + R3} + R2 + 15 k\Omega} = \frac{8.2 V}{R4}$$

Solving for VDCOUT, the voltage at DCOUT at the ring trip point is given by:

$$V_{DCOUT} = 8.2(R3 + R1) \left[\frac{R1}{R1R4 + R3R4} + \frac{R2}{R3R4} + \frac{15 \text{ k}\Omega}{R3R4} - \frac{1}{R3} \right]$$

The loop current at ring trip is given by:

$$ILOOP(TRIP) = (VDCOUT)/(\beta DCOUT)$$

For the L8560, the gain (β) at pin DCOUT is 41.67 V/A.

Capacitors C₂ and C₄, along with resistors R₂ and R₄, respectively, form low-pass filters to filter the ac voltage seen at DCOUT before it is applied to the ring trip comparator input. The lower the pole of the filter, the less the ripple, but also the slower the state transition at NSTAT. Poles in the neighborhood of 2.5 Hz—3 Hz are suggested, as given by:

$$f_{LP} = \frac{1}{2\pi R_2 C_2}$$

$$f_{LP} = \frac{1}{2\pi R_4 C_4}$$

In the reference designs discussed in the next section, the ring trip threshold is set for 50 mA with:

 $R_1 = 210 \text{ k}\Omega$

 $R_2 = 124 \text{ k}\Omega$

 $C_2 = 0.1 \, \mu F$

R₃ = 562 k Ω

 $R_4 = 351 \text{ k}\Omega$


 $C_4 = 0.1 \, \mu F$

Except for L8560CAU, the internal voltage for L8560CAU is -5.7 V. 133 k Ω should be used for R₁.

Power Ringing (continued)

Reference Designs for ISDN TA Applications

A POTS circuit for reference design is shown in Figure 33. In Figure 33, the L8560 SLIC and T8503 codec are used. The ac circuit is designed per Bellcore TA-909 with a 600 Ω resistive termination and hybrid circuit, with the transmit gain set for –2 dB and the receive gain set for –4 dB. The T8503 codec is compatible with the T7237 U-interface transceiver and the T7256 SCNT1 interface.



^{*} R₁ = 133 k Ω for L8560C.

Notes: Tx = -2 dB. Rx = -4 dB. $Termination = 600 \ \Omega.$ Hybrid balance = 600 \ \Omega.

Figure 33. POTS Interface with Balanced Ringing Using L8560 SLIC and T8503 Codec

[†] Required only for L8560A/C versions.

Power Ringing (continued)

Table 11. Parts List for Balanced Ringing Using T8503 Codec

Name	Value	Function
Integrated Cir	cuits	
SLIC	L8560	Subscriber line interface circuit (SLIC).
Protector	L7591	Secondary protection.
Codec	T8503	First-generation codec.
Fault Protecti	on	
Rpt	30 Ω fusible	Overcurrent protection.
RPR	30 Ω fusible	Overcurrent protection.
Power Supply	1	
Сват1	0.1 μF, 20%, 100 V	VBAT filter capacitor.
Сват2	0.1 μF, 20%, 100 V	VBAT filter capacitor.
Ccc	0.1 μF, 20%, 10 V	Vcc filter capacitor.
CF1	0.47 μF, 20%, 100 V	With CF2, improves idle-channel noise.
CF2	0.1 μF, 20%, 100 V	With CF1, improves idle-channel noise.
CBS	0.22 μF, 20%, 100 V	Slows battery switch transition.
Сѕт	0.1 μF, 20%, 10 V	Loop stability.
Rst	100 Ω, 1%, 1/8 W	Loop stability.
dc Profile/Rin	1 1	1 7
CFB1	4.7 nF, 20%, 100 V	With CFB2, slows rate of forward/reverse battery transition. Sets crest factor of balanced power ring signal.
CFB2	4.7 nF, 20%, 100 V	With CFB1, slows rate of forward/reverse battery transition. Sets crest factor of balanced power ring signal.
RPROG	14 kΩ, 1%, 1/8 W	Sets dc loop current.
ac Characteri		· · · · · · · · · · · · · · · · · · ·
RTG	4.32 kΩ, 1%, 1/8 W	Sets internal transmit path gain to 19.2.
CB2	0.1 μF, 20%, 10 V	ac/dc separation capacitor.
CC1	0.1 μF, 20%, 10 V	dc blocking capacitor.
CC2	0.1 μF, 20%, 10 V	dc blocking capacitor.
RT3	165 kΩ, 1%, 1/8 W	With Rgp and Rrcv, sets ac termination impedance.
RRCV	178 kΩ, 1%, 1/8 W	With RGP and RT3, sets receive gain.
RGP	41.2 kΩ, 1%, 1/8 W	With RT3 and RRCV, sets ac termination impedance and receive gain.
CGP	220 pF, 20%, 10 V	Loop stability.
CTG*	27 pF, 20%, 10 V	Loop stability.
RGP2	1.21 kΩ, 1%, 1/8 W	Loop stability.
RGN	30.1 kΩ, 1%, 1/8 W	Compensates for input bias offset at RCVN/RCVP.
RT6	60.4 kΩ, 1%, 1/8 W	With Rx, sets transmit gain in codec.
Rx	71.5 kΩ, 1%, 1/8 W	With RT6, sets transmit gain in codec.
	143 kΩ, 1%, 1/8 W	Sets hybrid balance.
RHB1	143 KS2, 170, 170 VV	Sets Hybrid balance.
Supervision RLCTH	8.25 kΩ, 1%, 1/8 W	Sets loop closure (off-hook) threshold.
R1 (RTS2) [†]	210 kΩ, 1%, 1/8 W	With R ₂ , R ₃ , and R ₄ , sets ring trip threshold.
	124 kΩ, 1%, 1/8 W	With R ₂ , R ₃ , and R ₄ , sets ring trip threshold. With R ₁ , R ₃ , and R ₄ , sets ring trip threshold.
R2 (RTSN)		
C2 (CRTSN)	0.1 μF, 20%, 50 V	With R4, sets pole of low-pass ring trip sense filter.
R3 (RTS3)	562 kΩ, 1%, 1/8 W	With R1, R2, and R4, sets ring trip threshold.
R4 (RTSP)	351 kΩ, 1%, 1/8 W	With R ₁ , R ₂ , and R ₃ , sets ring trip threshold.
C4 (CRTSP)	0.1 μF, 20%, 10 V	With R4, sets pole of low-pass ring trip sense filter.

 $^{^{\}star}$ Required for L8560A/L8560C version only. † Use 133 k Ω for L8560C.

Design Considerations

Unbalanced Bused Ring Signal Application

The L8560 SLIC can also be used in the standard battery-backed, unbalanced ringing application. In this case, the ring signal is generated by a central ring generator and is bused to individual tip/ring pairs. A ringing relay is used during ringing to disconnect the SLIC from, and apply the ring generator to, the tip and ring pair.

Ring Trip Detection

The ring trip circuit is a comparator that has a special input section optimized for this application. The equivalent circuit is shown in Figure 34, along with its use in an application using unbalanced, battery-backed ringing.




Figure 34. Ring Trip Equivalent Circuit and Equivalent Application

The comparator input voltage compliance is Vcc to Vbat, and the maximum current is 240 μ A in either direction. Its application is straightforward. A resistance (Rtsn + Rts2) in series with the Rtsn input establishes a current that is repeated in the Rtsp input. A slightly lower resistance (Rtsp) is placed in series with the Rtsp

input. When ringing is being injected, no dc current flows through RTS1, so the RTSP input is at a lower potential than RTSN. When enough dc loop current flows, the RTSP input voltage increases to trip the comparator. In Figure 34, a low-pass filter with a double pole at 2 Hz was implemented to prevent false ring trip.

The following example illustrates how the detection circuit in Figure 34 will trip at a 12.5 mA dc loop current using a –48 V battery.

In =
$$\frac{-8.2 \text{ V} - (-48)}{2.289 \text{ M}\Omega}$$

= 17.4 μ A

The current In is repeated as IP in the positive comparator input. The voltage at comparator input RTSP is:

Using this equation and the values in the example, the voltage at input RTSP is -13.2 V during ringing injection (ILOOP(dc) = 0). Input RTSP is therefore at a level of 5 V below RTSN. When enough dc loop current flows through RTS1 to raise its dc drop to 5 V, the comparator will trip.

In this example:


$$I_{LOOP(dc)} = \frac{5 \text{ V}}{402 \Omega}$$
$$= 12.5 \text{ mA}$$

Except for L8560CAU, the internal voltage for L8560CAU is -5.7 V.

Note that during ringing in this mode of operation, both the NLC and NRDET circuits are active. During the actual ringing, NRDET is connected and NLC is isolated from tip and ring by the ring relay; thus, NSTAT reflects the status at NRDET. During quiet intervals of ringing, NLC is connected and NRDET is isolated from tip and ring by the ring relay; thus, NSTAT reflects the status at NLC. Thus, during ring cadence, the logic input that drives the ring relay can be used as an indication as to whether NRDET or NLC appears at output NSTAT.

A basic loop start reference circuit, using bused ringing with the L8560 SLIC and T7504 first-generation codec, is shown in Figure 35. This circuit is designed for a 600 Ω resistive termination impedance and hybrid balance. Transmit and receive gains are both set at 0 dB.

Design Considerations (continued)



12-3550 (F)

Notes: Tx = 0 dB.

Rx = 0 dB

Termination = 600 Ω .


Hybrid balance = 600 Ω .

Figure 35. Basic Loop Start Application Circuit Using T7504 Codec and Bused Ringing

 $^{^{\}ast}$ Required for L8560A/L8560C version only.

Design Considerations (continued)

Figure 36 shows the ground start application.



12-3547.a.c (F)

Figure 36. Ground Start Application Circuit

Table 12. Parts List for Loop Start with Bused Ringing and Ground Start Applications

Name	Value	Function
Integrated Circuits		
SLIC	_	Subscriber line interface circuit (SLIC).
Protector	Crowbar protector*	Secondary protection.
Ringing Relay	L7581	Switches ringing signals.
Codec	T7504	First-generation codec.
Fault Protection		
Rрт	50 Ω PTC or fusible	Protection resistor.
Rpr	50 Ω PTC or fusible	Protection resistor.
Power Supply		
Сват1	0.1 μF, 20%, 100 V	VBAT filter capacitor.
Сват2	0.1 μF, 20%, 100 V	VBAT filter capacitor.
Ccc	0.1 μF, 20%, 10 V	Vcc filter.
CF1	0.47 μF, 20%, 100 V	With CF2, improves idle-channel noise.
CF2	0.1 μF, 20%, 100 V	With C _{F1} , improves idle-channel noise.
CBS	0.22 μF, 20%, 100 V	Slows battery switch transition.
Сѕт	0.1 μF, 20%, 10 V	Loop stability.
Rst	100 Ω, 1%, 1/8 W	Loop stability.
Стg [†]	27 pF, 20%, 10 V	Loop stability.
dc Profile		
Rprog	14 kΩ, 1%, 1/8 W	Sets dc loop current.

^{*} Contact your Lucent Technologies account representative for protector recommendations. Choice of this (and all) component(s) should be evaluated and confirmed by the customer prior to use in any field or laboratory system. Lucent does not recommend use of this part in the field without performance verification by the customer. This device is suggested by Lucent for customer evaluation. The decision to use a component should be based solely on customer evaluation.

[†] Required for L8560A/L8560C version only.

Design Considerations (continued)

Table 12. Parts List for Loop Start with Bused Ringing and Ground Start Applications (continued)

ac Characterist	ics	
Rgx	4.32 kΩ, 1%, 1/8 W	Sets internal transmit path gain of 9.6.
Св2	0.1 μF, 20%, 10 V	ac/dc separation capacitor.
Rт3	174 kΩ, 1%, 1/8 W	With Rgp and Rrcv, sets ac termination impedance.
Rrcv	100 kΩ, 1%, 1/8 W	With Rgp and Rt3, sets receive gain.
Rgp	41.2 kΩ, 1%, 1/8 W	With RT3 and RRCV, sets ac termination impedance and receive gain.
CGP	220 pF, 20%, 10 V	Loop stability.
R _{GP2}	1.21 kΩ, 1%, 1/8 W	Loop stability.
Rgn	29.4 kΩ, 1%, 1/8 W	Compensates for input bias offset at RCVN/RCVP.
C _{C1}	0.1 μF, 20%, 10 V	dc blocking capacitor.
Cc2	0.1 μF, 20%, 10 V	dc blocking capacitor.
RT6	49.9 kΩ, 1%, 1/8 W	With Rx, sets transmit gain in codec.
Rx	75.0 kΩ, 1%, 1/8 W	With RT6, sets transmit gain in codec.
Rнв1	75.0 kΩ, 1%, 1/8 W	Sets hybrid balance.
Supervision		
Rьстн	8.25 kΩ, 1%, 1/8 W	Sets loop closure (off-hook) threshold.
RTS1	402 Ω, 5%, 2 W	Ringing source series resistor.
RTS2	274 kΩ, 1%, 1/8 W	With CRTS2, forms first pole of a double pole, 2 Hz ring trip sense filter.
CRTS1	0.022 μF, 20%, 5 V	With RTSN and RTSP, forms second 2 Hz filter pole.
CRTS2	0.27 μF, 20%, 100 V	With R⊤s2, forms first 2 Hz filter pole.
Rtsn	2 MΩ, 1%, 1/8 W	With CRTS1 and RTSP, forms second 2 Hz filter pole.
RTSP	2 MΩ, 1%, 1/8 W	With CRTS1 and RTSN, forms second 2 Hz filter pole.
Ground Start		
Сісм	0.47 μF, 20%, 10 V	Provides 60 Hz filtering for ring ground detection.
RGDET	100 kΩ, 20%, 1/8 W	Digital output pull-up resistor.
RICM2	71.5 kΩ, 1%, 1/8 W	Sets ring ground detection threshold.

Design Considerations (continued)

Table 13 shows the design parameters of the application circuit shown in Figure 35. Components that are adjusted to program these values are also shown.

Table 13. 600 Ω Design Parameters

Design Parameter	Parameter Value	Components Adjusted
Loop Closure Threshold	10 mA	Rьстн
dc Loop Current Limit	25 mA	Rprog
dc Feed Resistance	55 Ω	_
2-wire Signal Overload Level	3.14 dBm	_
ac Termination Impedance	600 Ω	Rt3, Rgp, Rrcv
Hybrid Balance Line Impedance	600 Ω	Rнв1
Transmit Gain	0 dB	RT6, RX
Receive Gain	0 dB	RRCV, RGP, RT3

ac Design

There are four key ac design parameters. **Termination impedance** is the impedance looking into the 2-wire port of the line card. It is set to match the impedance of the telephone loop in order to minimize echo return to the telephone set. **Transmit gain** is measured from the 2-wire port to the PCM highway, while **receive gain** is done from the PCM highway to the transmit port. Finally, the **hybrid balance** network cancels the unwanted amount of the receive signal that appears at the transmit port.

At this point in the design, the codec needs to be selected. The discrete network between the SLIC and the codec can then be designed. Below is a brief codec feature and selection summary.

First-Generation Codecs

These perform the basic filtering, A/D (transmit), D/A (receive), and μ -law/A-law companding. They all have an op amp in front of the A/D converter for transmit gain setting and hybrid balance (cancellation at the summing node). Depending on the type, some have differential analog input stages, differential analog output stages, and μ -law/A-law selectability. This generation of codec has the lowest cost. It is most suitable for applications with fixed gains, termination impedance, and hybrid balance.

Second-Generation Codecs

This class of devices includes a microprocessor interface for software control of the gains and hybrid balance. The hybrid balance is included in the device. ac programmability adds application flexibility and saves several passive components. It also adds several I/O latches that are needed in the application. It does not have the transmit op amp, since the transmit gain and hybrid balance are set internally.

Third-Generation Codecs

This class of devices includes the gains, termination impedance, and hybrid balance—all under microprocessor control. Depending on the device, it may or may not include latches.

In the codec selection, increasing software control and flexibility are traded for device cost. To help decide, it may be useful to consider the following: Will the application require only one value for each gain and impedance? Will the board be used in different countries with different requirements? Will several versions of the board be built? If so, will one version of the board be most of the production volume? Does the application need only real termination impedance? Does the hybrid balance need to be adjusted in the field?

ac Design (continued)

ac equivalent circuits using a T7504 codec (Vcc only) are shown in Figures 37 and 38. Use the following two equations for Figure 37 below:

RSTP = 1 k Ω x {[RGP (k Ω) || RRCV (k Ω)]/24 (k Ω)} CSTP = 270 pF/{[RGP (k Ω) || RRCV (k Ω)]/24 (k Ω)}




Figure 37. ac Equivalent Circuit Not Including Spare Op Amp

Use the following two equations for Figure 38 below:

$$\begin{split} & \text{Rstn} = 1 \text{ k}\Omega \text{ x } \{ [\text{Rgn} (\text{k}\Omega) \mid\mid \text{Rrcv} (\text{k}\Omega)] / 24 \text{ (k}\Omega) \} \\ & \text{Cstn} = 270 \text{ pF} / \{ [\text{Rgn} (\text{k}\Omega) \mid\mid \text{Rrcv} (\text{k}\Omega)] / 24 \text{ (k}\Omega) \} \end{split}$$




Figure 38. ac Equivalent Circuit Including Spare Op Amp

Design Examples

In the preceding examples, use of a first-generation codec is shown. The equations for second- and third-generation codecs are simply subsets of these. There are two examples below. The first shows the simplest circuit, which uses a minimum number of discrete components to synthesize a real termination impedance. The second example shows the use of the uncommitted op amp to synthesize a complex termination. The design has been automated in a DOS-based program, available on request.

Example 1, Real Termination

The following design equations refer to the circuit in Figure 37. Use these to synthesize real termination impedance.

Termination impedance:

$$zT = \frac{V_{T/R}}{-I_{T/R}}$$

$$zT = 2R_P + \frac{3200}{1 + \frac{R_{T3}}{R_{GR}} + \frac{R_{T3}}{R_{RCV}}}$$

Receive gain:

$$grcv = \frac{VT/R}{VFR}$$

$$grcv = \frac{8}{\left(1 + \frac{RRCV}{RT3} + \frac{RRCV}{RGP}\right)\left(1 + \frac{ZT}{ZT/R}\right)}$$

Transmit gain:

$$g_{tx} = \frac{V_{GSX}}{V_{T/R}}$$

$$g_{tx} = \frac{-Rx}{R_{T6}} \times \frac{400}{Z_{T/R}}$$

Hybrid balance:

$$h_{bal} = 20log \left(\frac{Rx}{R_{HB1}} - g_{tx} \times g_{rcv} \right)$$

$$h_{bal} = 20log \left(\frac{V_{GSX}}{V_{FR}} \right)$$

To optimize the hybrid balance, the sum of the currents at the VFX input of the codec op amp should be set to 0. The expression for ZHB becomes:

$$\mathsf{R}\mathsf{H}\mathsf{B}\mathsf{1}\big(\mathsf{k}\Omega\big) = \frac{\mathsf{R}\mathsf{x}}{\mathsf{g}\mathsf{t}\mathsf{x}\times\mathsf{g}\mathsf{r}\mathsf{c}\mathsf{v}}$$

Example 2, Complex Termination

For complex termination, the spare op amp may be used (see Figure 38).

$$ZT = 2RP + \frac{3200}{1 + \frac{RT3}{RGN} + \frac{RT3}{RRCV}} (\frac{ZT5}{RT4})$$
$$= 2RP + k(ZT5)$$

$$grcv = \frac{8}{\left(1 + \frac{RRCV}{RT3} + \frac{RRCV}{RGN}\right)\left(1 + \frac{ZT}{ZT/R}\right)}$$

$$\begin{aligned} g_{tx} &= \\ &\frac{Rx}{R\tau_6} \times \frac{400}{Z\tau_{/R}} \times \frac{Z\tau_5}{R\tau_4} \left(1 + \frac{R\tau_5 x}{Z\tau_5} + \frac{R\tau_5 x}{R\tau_3 + RGN \parallel RRCV}\right) \end{aligned}$$

The hybrid balance equation is the same as in Example 1.


Example 3, Complex Termination Without Spare Op Amp

The gain shaping necessary for a complex termination impedance may be done without using the spare op amp by shaping across the Ax amplifier at nodes TG and VTX. This is a recommended approach.

Design Examples (continued)


Complex Termination Impedance Design Example Using L8560 Without Spare Op Amp

Complex termination is specified in the form:



5-6396(F)

To work with this application, convert termination to the form:



5-6398(F)

where:

$$R_1' = R_1 + R_2$$

 $R_2' = \frac{R_1}{R_2} (R_1 + R_2)$

$$C' = \left(\frac{R_2}{R_1 + R_2}\right)^2 C$$

ac Interface Using First-Generation Codec

RTGP/RTGS/CGS (ZTG): These components give gain shaping to get good gain flatness. These components are a scaled version of the specified complex termination impedance.

Note for pure (600 Ω) resistive terminations, components R_{TGS} and C_{GS} are not used. Resistor R_{TGP} is used and is still 4.32 k Ω .

Rx/R τ 6: With other components set, the transmit gain (for complex and resistive terminations) Rx and R τ 6 are varied to give specified transmit gain.

RT3/RRCV/RGP: For both complex and resistive terminations, the ratio of these resistors set the receive gain. For resistive terminations, the ratio of these resistors set the return loss characteristic. For complex terminations, the ratio of these resistors set the low-frequency return loss characteristic.

C_N/R_{N1}/R_{N2}: For complex terminations, these components provide high-frequency compensation to the return loss characteristic.

For resistive terminations, these components are not used and RCVN is connected to ground via a resistor.

Rhb: Sets hybrid balance for all terminations.

Set ZTG—gain shaping:

ZTG = RTGP || RTGS + CGS which is a scaled version of ZT/R (the specified termination resistance) in the R1´ || R2´ + C´ form.

RTGP must be 4.32 k Ω to set SLIC transconductance to 400 V/A

RTGP = $4.32 \text{ k}\Omega$

At dc, CTGS and C' are open.

 $RTGP = M \times R1'$

where M is the scale factor.

$$M = \frac{4320}{R_1}$$


It can be shown:

 $RTGS = M \times R2'$

and

CTGS =
$$\frac{C'}{M}$$

Design Examples (continued)




5-6400.b (F)

Figure 39. Interface Circuit Using First-Generation Codec (Blocking Capacitors Not Shown)

Transmit Gain

Transmit gain will be specified as a gain from T/R to PCM, Tx (dB). Since PCM is referenced to $600~\Omega$ and assumed to be 0 dB, and in the case of T/R being referenced to some complex impedance other than $600~\Omega$ resistive, the effects of the impedance transformation must be taken into account.

Again, specified complex termination impedance at T/R is of the form:



5-6396(F

First, calculate the equivalent resistance of this network at the midband frequency of 1000 Hz.

$$REQ = \sqrt{\left(\frac{(2 \pi f)^2 C 1^2 R 1 R 2^2 + R 1 + R^2}{1 + (2 \pi f)^2 R 2^2 C 1^2}\right)^2 + \left(\frac{2 \pi f R 2^2 C 1}{1 + (2 \pi f)^2 R 2^2 C 1^2}\right)^2}$$

Using Req, calculate the desired transmit gain, taking into account the impedance transformation:

$$Tx (dB) = Tx (specified[dB]) + 20 log \sqrt{\frac{600}{REQ}}$$

 $\text{Tx}\,\text{(specified[dB])}$ is the specified transmit gain. 600 Ω is the impedance at the PCM and REQ is the impedance at

Tip and ring. 20 log $\sqrt{\frac{600}{R_{EO}}}$ represents the power

loss/gain due to the impedance transformation.

Note in the case of a 600 Ω pure resistive termination

at T/R 20 log
$$\sqrt{\frac{600}{REQ}} = 20 \log \sqrt{\frac{600}{600}} = 0.$$

Thus, there is no power loss/gain due to impedance transformation and Tx (dB) = Tx (specified[dB]).

Finally, convert Tx (dB) to a ratio, gTX:

$$Tx (dB) = 20 log gTx$$

The ratio of Rx/RT6 is used to set the transmit gain:

$$\frac{Rx}{RT6} = gTx \cdot \frac{207.36}{19.2} \cdot \frac{1}{M}$$

with a quad Lucent codec such as T7504:

$$Rx < 200 \text{ k}\Omega$$

Design Examples (continued)

Receive Gain

Ratios of RRCV, RT3, RGP will set both the low-frequency termination and receive gain for the complex case. In the complex case, additional high-frequency compensation, via CN, RN1, and RN2, is needed for the return loss characteristic. For resistive termination, CN, RN1, and RN2 are not used and RCVN is tied to ground via a resistor.

Determine the receive gain, grev, taking into account the impedance transformation in a manner similar to transmit gain.

Rx (dB) = Rx (specified[dB]) + 20 log
$$\sqrt{\frac{REQ}{600}}$$

Rx (dB) = 20 log grcv

Then:

$$gRCV = \frac{4}{1 + \frac{RRCV}{RT3} + \frac{RRCV}{RGP}}$$

and low-frequency termination

$$Z_{TER(low)} = \frac{3200}{1 + \frac{R_{T3}}{R_{GP}} + \frac{R_{T3}}{R_{RCV}}} + 2R_{P}$$

ZTER(low) is the specified termination impedance assuming low frequency (C or C´is open).

RP is the series protection resistor.

These two equations are best solved using a computer spreadsheet.

Next, solve for the high-frequency return loss compensation circuit, C_N, R_{N1}, and R_{N2}:

$$C_NR_{N2} = \frac{2R_P}{3200} C_G R_{TGP}$$

$$R_{N1} = R_{N2} \left[\frac{3200}{2R_P} \left(\frac{R_{TGS}}{R_{TGP}} \right) - 1 \right]$$

There is an input offset voltage associated with nodes RCVN and RCVP. To minimize the effect of mismatch of this voltage at T/R, the equivalent resistance to ac ground at RCVN should be approximately equal to that at RCVP. Refer to Figure 40 on page 43 (with dc blocking capacitors). To meet this requirement, $RN2 = RGP \parallel RT3$.


Hybrid Balance

Set the hybrid cancellation via Rhb.

$$RHB = \frac{Rx}{gRCV \times gTX}$$

Design Examples (continued)

Blocking Capacitors



5-6401b(F)

Figure 40. ac Interface Using First-Generation Codec (Including Blocking Capacitors) for Complex Termination Impedance

If a 5 V only codec such as the Lucent T7504 is used, dc blocking capacitors must be added as shown in Figure 40. This is because the codec is referenced to 2.5 V and the SLIC to ground—with the ac coupling, a dc bias at T/R is eliminated and power associated with this bias is not consumed.

Typically, values of 0.1 μ F to 0.47 μ F capacitors are used for dc blocking. The addition of blocking capacitors will cause a shift in the return loss and hybrid balance frequency response toward higher frequencies, degrading the lower-frequency response. The lower the value of the blocking capacitor, the more pronounced the effect is, but the cost of the capacitor is lower. It may be necessary to scale resistor values higher to compensate for the low-frequency response. This effect is best evaluated via simulation. A *PSPICE** model for the L8560 is available.

Design equation calculations seldom yield standard component values. Conversion from the calculated value to standard value may have an effect on the ac parameters. This effect should be evaluated and optimized via simulation.


^{*} PSPICE is a registered trademark of MicroSim Corporation.


Outline Diagrams

32-Pin PLCC

Dimensions are in millimeters.

Note: The dimensions in this outline diagram are intended for informational purposes only. For detailed schematics to assist your design efforts, please contact your Lucent Technologies Sales Representative.






5-3813r2 (F)


Outline Diagrams (continued)

44-Pin PLCC

Dimensions are in millimeters.

Note: The dimensions in this outline diagram are intended for informational purposes only. For detailed schematics to assist your design efforts, please contact your Lucent Technologies Sales Representative.





5-2506r.8(F)

Ordering Information

Device Code	Description	Package	Comcode
LUCL8560AAU-D	Low-power SLIC (Dry-bagged)	32-Pin PLCC	107957375
LUCL8560AAU-DT	Low-power SLIC (Tape and Reel, Dry-bagged)	32-Pin PLCC	107957383
LUCL8560AP-D	Low-power SLIC (Dry-bagged)	44-Pin PLCC	107891111
LUCL8560AP-DT	Low-power SLIC (Tape and Reel, Dry-bagged)	44-Pin PLCC	107891129
LUCL8560CAU-D	Low-power SLIC (Dry-bagged)	32-Pin PLCC	107953390
LUCL8560CAU-DT	Low-power SLIC (Tape and Reel, Dry-bagged)	32-Pin PLCC	107953408
LUCL8560DAU-D	Low-power SLIC (Dry-bagged)	32-Pin PLCC	108130576
LUCL8560DAU-DT	Low-power SLIC (Tape and Reel, Dry-bagged)	32-Pin PLCC	108130584
LUCL8560EP-D	Low-power SLIC (Dry-bagged)	44-Pin PLCC	108133000
LUCL8560EP-DT	Low-power SLIC (Tape and Reel, Dry-bagged)	44-Pin PLCC	108133018
LUCL8560FAU-D	Low-power SLIC (Dry-bagged)	32-Pin PLCC	108190885
LUCL8560FAU-DT	Low-power SLIC (Tape and Reel, Dry-bagged)	32-Pin PLCC	108190893
LUCL8560GP-D	Low-power SLIC (Dry-bagged)	44-Pin PLCC	108190935
LUCL8560GP-DT	Low-power SLIC (Tape and Reel, Dry-bagged)	44-Pin PLCC	108190943

For additional information, contact your Microelectronics Group Account Manager or the following:

INTERNET: http://www.lucent.com/micro E-MAIL: docmaster@micro.lucent.com

N. AMERICA: Microelectronics Group, Lucent Technologies Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18103

1-800-372-2447, FAX 610-712-4106 (In CANADA: 1-800-553-2448, FAX 610-712-4106)

ASIA PACIFIC: Microelectronics Group, Lucent Technologies Singapore Pte. Ltd., 77 Science Park Drive, #03-18 Cintech III, Singapore 118256 Tel. (65) 778 8833, FAX (65) 777 7495

CHINA: Microelectronics Group, Lucent Technologies (China) Co., Ltd., A-F2, 23/F, Zao Fong Universe Building, 1800 Zhong Shan Xi Road, Shanghai 200233 P. R. China Tel. (86) 21 6440 0468, ext. 316, FAX (86) 21 6440 0652

Microelectronics Group, Lucent Technologies Japan Ltd., 7-18, Higashi-Gotanda 2-chome, Shinagawa-ku, Tokyo 141, Japan Tel. (81) 3 5421 1600, FAX (81) 3 5421 1700

EUROPE:

Data Requests: MICROELECTRONICS GROUP DATALINE: Tel. (44) 7000 582 368, FAX (44) 1189 328 148
Technical Inquiries: GERMANY: (49) 89 95086 0 (Munich), UNITED KINGDOM: (44) 1344 865 900 (Ascot),
FRANCE: (33) 1 40 83 68 00 (Paris), SWEDEN: (46) 8 594 607 00 (Stockholm), FINLAND: (358) 9 4354 2800 (Helsinki),

ITALY: (39) 02 6608131 (Milan), SPAIN: (34) 1 807 1441 (Madrid)

Lucent Technologies Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

microelectronics group



JAPAN: