Ordering number:ENN3246

Monolithic Linear IC

LA5315M

Variable Divided Voltage Generator for LCD Use

Overview

The LA5315M is a variable divided voltage generator IC for multiple drive of LCD matrix.

Features

- Power supply for variable bias LCD drive (1/5 to 1/13 bias available by internal resistances).
- 5 voltage outputs.
- Low current drain (1.5mA max).
- Miniflat package.

Package Dimensions

unit:mm

3036B-MFP20



Specifications

Absolute Maximum Ratings at Ta = 25˚C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V_{CC} max	GND-V_{CC}	–35 to 0	V
Maximum output current	I_{OUT} max	V_1, V_2, V_3, V_4, V_5	15	mA
Allowable power dissipation	Pd max		370	mW
Operating temperature	Topr		–20 to +75	˚C
Storage temperature	Tstg		–30 to +125	˚C

Operating Conditions at Ta = 25˚C

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V_{CC}	GND-V_{CC} : (When V_1>–1V, I_{IN} is needed.) *	–30 to –10	V
Recommended input voltage	V_{REF}	GND-V_{REF} : V_{REF}≥ V_{CC} *	–30 to –6	V
Recommended input current	I_{IN}	V_{IN} : V_1>–1V, current source of I_{IN} : 1V or greater relative to GND	0.2 to 3	mA
Recommended output current	I_{OUT1}	V_1	–0.1 to +5	mA
	$I_{OUT2, 3}$	V_2, V_3	–5 to +5	mA
	$I_{OUT4, 5}$	V_4, V_5	–10 to +0.1	mA

note * Set V_{CC}, V_{REF} so that | V_2 |, | V_{CC}-V_5 | become 1V or greater.

SANYO Electric Co.,Ltd. Semiconductor Company

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Operating Characteristics at Ta = 25˚C, V_{CC}=–16V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Current drain	I_{CC}	V_{IN}, GND-V_{CC}, V_{REF} : V_{CC}=V_{REF}=–16V, V_{IN}=GND, R_X=5R			1.5	mA
Output voltage ratio 1	Ra1	V_2/V_1	1.96	2.00	2.04	
Output voltage ratio 2	Ra2	$(V_5-V_3)/(V_5-V_4)$ Vref=–12V, V_{CC}=–16V, 1/9 bias (R_X=5R)	1.96	2.00	2.04	
Output voltage ratio 3	Rb1	V_5/V_1 Vref=–12V, V_{CC}=–16V, 1/9 bias (R_X=5R)	8.73	9.00	9.27	
Output voltage ratio 4	Rb2	V_5/V_2 Vref=–12V, V_{CC}=–16V, 1/9 bias (R_X=5R)	4.37	4.50	4.63	
Output voltage ratio 5	Rb3	$V_5/(V_5-V_3)$ Vref=–12V, V_{CC}=–16V, 1/9 bias (R_X=5R)	4.37	4.50	4.63	
Output voltage ratio 6	Rb4	$V_5/(V_5-V_4)$ Vref=–12V, V_{CC}=–16V, 1/9 bias (R_X=5R)	8.73	9.00	9.27	
Internal resistance ratio 1	4R	V_{IN}3-R_X1 Resistance ratio referenced to R across pins ⑤ and ⑥		4		
Internal resistance ratio 2	5R	V_{IN}3-R_X2 Resistance ratio referenced to R across pins ⑤ and ⑥		5		
Internal resistance ratio 3	6R	V_{IN}3-R_X3 Resistance ratio referenced to R across pins ⑤ and ⑥		6		
Internal resistance ratio 4	7R	V_{IN}3-R_X4 Resistance ratio referenced to R across pins ⑤ and ⑥		7		
Internal resistance ratio 5	8R	V_{IN}3-R_X5 Resistance ratio referenced to R across pins ⑤ and ⑥		8		
Internal resistance ratio 6	9R	V_{IN}3-R_X6 Resistance ratio referenced to R across pins ⑤ and ⑥		9		
Resistance	R	R_X1-R_X2 : R value when 0.5V is applied across pins ⑤ and ⑥		20		kΩ
Load regulation 1	ΔV_1	V_1 : +100μA<I_{OUT1}<+5mA			20	mV
Load regulation 2	ΔV_2	V_2 : +100μA<I_{OUT2}<+5mA			20	mV
Load regulation 3	ΔV_3	V_3 : +100μA<I_{OUT3}<+5mA			20	mV
Load regulation 4	$-\Delta V_2$	V_2 : –5mA<I_{OUT2}<–100μA			20	mV
Load regulation 5	$-\Delta V_3$	V_3 : –5mA<I_{OUT3}<–100μA			20	mV
Load regulation 6	$-\Delta V_4$	V_4 : –10mA<I_{OUT4}<–100μA			20	mV
Load regulation 7	$-\Delta V_5$	V_5 : –10mA<I_{OUT5}<–100μA			20	mV



Pin Functions

Pin No.	Pin Name	Description	Remarks
1	R_{X6}	R_X pin	Pin ⑩ shorted R_X=9R
2	R_{X5}	R_X pin	Pin ⑩ shorted R_X=8R
3	R_{X4}	R_X pin	Pin ⑩ shorted R_X=7R
4	R_{X3}	R_X pin	Pin ⑩ shorted R_X=6R
5	R_{X2}	R_X pin	Pin ⑩ shorted R_X=5R
6	R_X1	R_X pin	Pin ⑩ shorted R_X=4R
7		NC	
8		NC	
9	$V_{IN}3$	V_3 input	
10	$V_{IN}2$	V_2 input	
11	V_{IN}	V_1 supply (+ supply)	When V_1 > –1.0V, V_{IN} is applied. When V_1 < –1.0V, this pin is shorted to GND.
12	GND	GND	
13	V_1	V_1 output	
14	V_2	V_2 output	
15	V_3	V_3 output	
16	V_4	V_4 output	
17	V_5	V_5 output	
18	V_{CC}	V_{CC} supply (–supply)	
19	V_{IN5}	V_5 input	
20	V_{REF}	V_{REF} supply (–supply)	

Note) Do not use the NC pin.

Pin Assingment



Equivalent Circuit Block Diagram



Load Regulation



Output Voltage Ratio – Ta



V_{5min} – T_a



V_{2min} – T_a