



SANYO Semiconductors

DATA SHEET

LA74322LP — Monolithic Linear IC Audio I/O Interface for Cell Phone

Overview

The LA74322LP is an audio I/O interface IC for cell phones that integrates, on a single chip, amplifiers for a monaural speaker, EVR stereo headphone, internal and external microphones, and a receiver speaker.

Features

- INT & EXT MIC amplifiers selectable (MIC power supply built-in)
- ALC amplifier (ALC level: 3 levels selectable)
- Base band/audio source input selector switch
- ALC (through switch, ALC level: 4 levels selectable)
- EVR stereo headphone amplifier
- Monaural speaker amplifier
- Receiver speaker amplifier (mono) standby control
- I²C bus supported (first mode)

Specifications

Maximum Ratings at Ta=25°C

| Parameter | Symbol | Conditions | Ratings | Unit |
|-----------------------------|---------------------|--|-------------|------|
| Supply voltage | V _{CC} max | | 5.5 | V |
| Allowable power dissipation | Pd max | Ta≤70°C, Mounted on a specified board *1 | TBD | mW |
| Operating temperature | Topr | | -20 to +70 | °C |
| Storage temperature | Tstg | | -55 to +150 | °C |

*1: Mounted on a specified board: TBD

■ Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.

■ Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

SANYO Semiconductor Co., Ltd.

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

LA74322LP

Operating Conditions at Ta = 25°C

| Parameter | Symbol | Conditions | Ratings | Unit |
|--|---------------------|------------|------------|------|
| Recommended supply voltage (V _{CCA}) | V _{CCA} | | 3.0 | V |
| Recommended supply voltage (V _{CCHP}) | V _{CCHP} | | 3.0 | V |
| Recommended supply voltage (V _{CCSP}) | V _{CCSP} | | 3.6 | V |
| Allowable operating voltage range (V _{CCA}) | V _{CCAop} | | 2.7 to 3.6 | V |
| Allowable operating voltage range (V _{CCHP}) | V _{CCHPop} | | 2.7 to 3.6 | V |
| Allowable operating voltage range (V _{CCSP}) | V _{CCSPop} | *2 | 2.7 to 5.0 | V |

*2: Take care not to exceed Pd max.

Electrical Characteristics at Ta=25°C, V_{CCA}=V_{CCHP}=3.0V, V_{CCSP}=5.0V, f=1kHz, ALC1 LEVEL=-17dBV MODE, ALC2 LEVEL=-11dBV MODE

| No. | Parameter | Symbol | Conditions | Ratings | | | Unit |
|--|---|--------------------|---|---------|-------|-----|------|
| | | | | min | typ | max | |
| Circuit current | | | | | | | |
| 1 | V _{CCA} current dissipation | I _{CCA} | V _{CCA} =3.0V, MIC1 ON, audio source system (stereo) OFF, receiver system ON | | 9.5 | | mA |
| 2 | V _{CCA} STANDBY current dissipation | I _{CCAS} | V _{CCA} =3.0V, 0V applied to STANBDY pin | | | 10 | μA |
| 3 | V _{CCHP} current dissipation 1 | I _{CCHP1} | V _{CCHP} =3.0V: Receiver SPK AMP POWER SAVE MODE | | 8.5 | | mA |
| 4 | V _{CCHP} current dissipation 2 | I _{CCHP2} | V _{CCHP} =3.0V: H/P AMP POWER SAVE MODE | | 2.7 | | mA |
| 5 | V _{CCHP} STANDBY current dissipation | I _{CCHPS} | V _{CCHP} =3.0V, 0V applied to STANBDY pin | | | 10 | μA |
| 6 | V _{CCSP} current dissipation 1 | I _{CCSP1} | V _{CCSP} =5.0V: SPK POWER ON MODE | | 6.5 | | mA |
| 7 | V _{CCSP} current dissipation 2 | I _{CCSP2} | V _{CCSP} =5.0V: SPK POWER SAVE MODE | | 0.3 | | mA |
| 8 | V _{CCSP} STANDBY current dissipation | I _{CCSPS} | V _{CCSP} =5.0V, 0V applied to STANBDY pin | | | 10 | μA |
| MIC output system | | | | | | | |
| 9 | INT MIC voltage gain | VGIMIC | INT MIC input, V _{IN} =-29dBV | | 10 | | dB |
| 10 | INT MIC output distortion | HDIMIC | INT MIC input, V _{IN} =-29dBV, THD: from 2nd to 5th harmonic | | 0.03 | | % |
| 11 | INT MIC output noise voltage | VNIMIC | INT MIC no input, JIS-A Filter | | -100 | | dBV |
| 12 | INT MIC maximum input level | VMIMIC | INT MIC input, INT MIC input level at which up to 5th order distortions of MIC output are reduced to 3% or less | | | -20 | dBV |
| 13 | INT MIC supply voltage | VVIMIC | At 6.2kΩ load | | 1.7 | | V |
| 14 | EXT MIC voltage gain | VGEMIC | EXT MIC input, V _{IN} =-29dBV | | 10 | | dB |
| 15 | EXT MIC output distortion | HDEMIC | EXT MIC input, V _{IN} =-29dBV, THD: from 2nd to 5th harmonic | | 0.03 | | % |
| 16 | EXT MIC output noise voltage | VNEMIC | EXT MIC no input, JIS-A Filter | | -100 | | dBV |
| 17 | EXT MIC maximum input level | VMEMIC | EXT MIC input, EXT MIC input level at which up to 5th order distortions of MIC output are reduced to 3% or less | | | -20 | dBV |
| 18 | EXT MIC supply voltage | VVEMIC | At 6.2kΩ load | | 1.7 | | V |
| REC output system: ALC1 level=-17dBV mode | | | | | | | |
| 19 | REC reference output level | VOREC | ALC1 input, V _{IN} =-40dBV | | -16.5 | | dBV |
| 20 | REC reference output distortion | HDREC | ALC1 input, V _{IN} =-40dBV, THD: from 2nd to 5th harmonic | | 0.03 | | % |
| 21 | ALC1 level characteristics | VOALC1 | ALC1 input, V _{IN} =-14dBV (reference+26dB) | | -10 | | dBV |
| 22 | ALC1 distortion characteristics | VDALC1 | ALC1 input, V _{IN} =-14dBV (reference+26dB), THD: from 2nd to 5th harmonic | | 0.3 | | % |
| 23 | REC output noise voltage | VNOR | ALC1 no input, JIS-A Filter | | -83 | | dBV |
| 24 | ALC1 maximum input level | VMXALC | ALC1 input, ALC1 input level at which up to 5th order distortions of REC output are reduced to 3% or less | | | -10 | dBV |

Continued on next page.

LA74322LP

Continued from preceding page.

| No. | Parameter | Symbol | Conditions | Ratings | | | unit |
|---|---|--------|--|---------|-------|-----|------|
| | | | | min | typ | max | |
| EVR output system: ALC2 level=-11dBV mode | | | | | | | |
| 25 | EVR reference output level 1 (V _O =Max) | VOEVR1 | Audio source pin input, V _{IN} =-25dBV, EVR=Max | | -17.3 | | dBV |
| 26 | EVR reference output distortion | HDEVR | Audio source pin input, V _{IN} =-25dBV, EVR=Max, THD: from 2nd to 5th harmonic | | 0.003 | | % |
| 27 | EVR reference output level 2 (V _O =Typ) | VOEVR2 | Audio source pin input, V _{IN} =-25dBV, EVR=Typ (5Bit: 11011) | | -22.5 | | dBV |
| 28 | EVR reference output level 3 (V _O =Min) | VOEVR3 | Audio source pin input, V _{IN} =-25dBV, EVR=Min, JIS-A Filter | | -96 | | dBV |
| 29 | EVR maximum input level | VMXEVR | ALC2=Through MODE, audio source input level at which up to 5th order distortions of EVR output are reduced to 3% or less | | | -3 | dBV |
| H/P output system: Measured at HP load = 16Ω, ALC2=Through mode | | | | | | | |
| 30 | H/P reference output level | VOHP | Base band input, V _{IN} =-11dBV, EVR=Max | | -19 | | dBV |
| 31 | H/P reference output distortion | HDHP | Base band input, V _{IN} =-11dBV, THD: from 2nd to 5th harmonic | | 0.1 | | % |
| 32 | H/P output noise voltage | VNHP | No base band input, EVR=Max, JIS-A Filter | | -100 | | dBV |
| 33 | H/P maximum input level | VMXHP | Base band input, base band input level at which up to 5th order distortions of H/P output are reduced to 3% or less | | | -10 | dBV |
| SPK output system: Measured at SPK load = 8Ω, ALC2 level=-11dBV mode | | | | | | | |
| 34 | SPK reference output level | VOSPK | Audio source pin input, V _{IN} =-30dBV, V _O =Max | | -4 | | dBV |
| 35 | SPK reference output distortion | VDSPK | Audio source pin input, V _{IN} =-30dBV, V _O =Max, THD: from 2nd to 5th harmonic | | 0.9 | | % |
| 36 | SPK output noise voltage | VNSPK | No input at audio source pin, EVR=Max, JIS-A Filter | | -70 | | dBV |
| 37 | SPK maximum output power | VMXSPK | Audio source pin input, SPK output power at which up to 5th order distortions of SPK output are reduced to 3% or less, ALC2=Through MODE | | 1000 | | mW |
| 38 | SPK ALC level 1 | VOSPK1 | Audio source pin input, V _{IN} =-10dBV, V _O =Max, LC2=-13dBV MODE | | 4.5 | | dBV |
| 39 | SPK ALC level 2 | VOSPK2 | Audio source pin input, V _{IN} =-10dBV, V _O =Max, ALC2=-12dBV MODE | | 5.5 | | dBV |
| 40 | SPK ALC level 3 | VOSPK3 | Audio source pin input, V _{IN} =-10dBV, V _O =Max, ALC2=-11dBV MODE | | 6.4 | | dBV |
| 41 | SPK ALC level 4 | VOSPK4 | Audio source pin input, V _{IN} =-10dBV, V _O =Max, ALC2=-10.5dBV MODE | | 7 | | dBV |
| Receiver SPK output system: Measured at SPK load = 32Ω | | | | | | | |
| 42 | Receiver SPK reference output level 1 (V _O =Max) | VORSP1 | Base band input, V _{IN} =-22dBV, V _O =Max | | -4 | | dBV |
| 43 | Receiver SPK reference output distortion | VDRSP | Base band input, V _{IN} =-22dBV, V _O =Max, THD: from 2nd to 5th harmonic | | 0.9 | | % |
| 44 | Receiver SPK reference output level 2 (V _O =Typ) | VORSP2 | Base band input, V _{IN} =-22dBV, V _O =Typ (5Bit: 11011) | | -10 | | dBV |
| 45 | EVR reference output level 3 (V _O =Min) | VORSP3 | Base band input, V _{IN} =-22dBV, EVR=Min, JIS-A Filter | | -80 | | dBV |
| 46 | Receiver SPK output noise voltage | VNRSP | Base band no input, EVR=Max, JIS-A Filter | | -80 | | dBV |
| 47 | Receiver SPK maximum output power | VMXRSP | Base band input, SPK output power at which up to 5th order distortions of SPK output are reduced to 3% or less | | 110 | | mW |
| Control system | | | | | | | |
| 48 | Serial CLOCK frequency | FCLK | I ² C bus first mode | | | 400 | kHz |
| 49 | Serial input LOW level | SERLO | | 0 | | 0.6 | V |
| 50 | Serial input HIGH level | SERHI | | 2.4 | | 3.5 | V |

LA74322LP

Serial Data Specification (I²C bus communication)


[Slave Address: 1 1 1 0 1 0 0 0]

| Data byte (Underline is initial setting) | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|---|-----|------------|-----------------|-----------------|------------|---------------|-----|------------|--------------|---|-----|--------------|-----------------------|-----|--------------|------------------|-----|-------------|-------------------------------|-----|-------------|------------------|-----|------------|-------------------------------|
| Address | MSB D8 | D7 | | D6 | | D5 | | D4 | | D3 | | D2 | | LSB D1 | | | | | | | | | | | | |
| (0 1) 00000001 | MIC1 & 2 Power Save CTL MIC1 or 2 Input Select | | | | | | | | | | | | | | | | | | | | | | | | | |
| | D8,D7 | 0,0 | 0,1 | 1,0 | <u>1,1</u> | D6,D5 | 0,0 | 0,1 | 1,0 | <u>1,1</u> | D4 | 0 | 1 | D3 | 0 | 1 | D2 | 0 | 1 | D1 | 0 | 1 | | | | |
| | MIC1 | ON | OFF | OFF | <u>OFF</u> | -21dBV | ON | - | - | - | ALC1 DET discharge | OFF | ON | ALC2 DET discharge | OFF | ON | Lch H/P | ON | <u>OFF</u> | Rch H/P | ON | <u>OFF</u> | | | | |
| | MIC2 | OFF | ON | OFF | <u>OFF</u> | -19dBV | - | ON | - | - | ALC1 DET discharge | OFF | ON | ALC2 DET discharge | OFF | ON | Lch H/P | ON | <u>OFF</u> | Rch H/P | ON | <u>OFF</u> | | | | |
| | | | | | | -17dBV | - | ON | - | - | ALC1 DET discharge | OFF | ON | ALC2 DET discharge | OFF | ON | Lch H/P | ON | <u>OFF</u> | Rch H/P | ON | <u>OFF</u> | | | | |
| | | | | | <u>OFF</u> | | | | | | | | | | | | | | | | | | | | | |
| (0 2) 00000010 | Sound source & Base Band (B.B.) Input Select | | | | | | | | | | | | | | | | | | | | | | | | | |
| | D8,D7 | 0,0 | 0,1 | 1,0 | <u>1,1</u> | D6,D5 | 0,0 | 0,1 | 1,0 | <u>1,1</u> | ALC2 LEVEL =-13/-12/-11/-10.5dBV CTL | | | | D4 | 0 | 1 | D3 | 0 | 1 | D2 | 0 | 1 | D1 | 0 | 1 |
| | Lch Input SW | ON | ON | OFF | <u>OFF</u> | -13dBV | ON | - | - | - | ALC2 | ON | <u>OFF</u> | ALC2 | ON | <u>OFF</u> | Lch SPK Power | ON | <u>OFF</u> | Lch Speaker Power Save CTL | ON | <u>OFF</u> | Rch SPK Power | ON | <u>OFF</u> | Rch Speaker Power Save CTL |
| | Rch Input SW | ON | OFF | ON | <u>OFF</u> | -12dBV | - | ON | - | - | Through SW | OFF | ON | Through SW | OFF | ON | Lch SPK Power | ON | <u>OFF</u> | Lch Speaker Power Save CTL | ON | <u>OFF</u> | Rch SPK Power | ON | <u>OFF</u> | Rch Speaker Power Save CTL |
| | B.B. input SW | OFF | OFF | OFF | <u>ON</u> | -11dBV | - | ON | - | - | Through SW | OFF | ON | Through SW | OFF | ON | Lch SPK Power | ON | <u>OFF</u> | Lch Speaker Power Save CTL | ON | <u>OFF</u> | Rch SPK Power | ON | <u>OFF</u> | Rch Speaker Power Save CTL |
| | | | | | <u>-10.5dBV</u> | | | | | | | | | | | | | | | | | | | | | |
| (0 3) 00000011 | VREF Charge CTL | | | | | | | | | | | | | | | | | | | | | | | | | |
| | D8 | 0 | 1 | D7 | 0 | 1 | D6 | 0 | 1 | D5 | 0 | 1 | D4 | 0 | 1 | D3 | 0 | 1 | D2 | 0 | 1 | D1 | 0 | 1 | | |
| | VREF charge SW | OFF | ON | Lch EVR Power | ON | <u>OFF</u> | Rch EVR Power | ON | <u>OFF</u> | EVR D16 Gain | ATT | AMP | EVR D08 Gain | ATT | AMP | EVR D04 Gain | ATT | AMP | EVR D2 Gain | ATT | AMP | EVR D1 Gain | ATT | AMP | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | |
| (0 4) 00000100 | Receiver Speaker Power Save CTL | | | | | | | | | | | | | | | | | | | | | | | | | |
| | D8 | 0 | 1 | D7 | 0 | 1 | D6 | 0 | 1 | D5 | 0 | 1 | D4 | 0 | 1 | D3 | 0 | 1 | D2 | 0 | 1 | D1 | 0 | 1 | | |
| | Receiver Speaker | ON | <u>OFF</u> | Input Select SW | ON | <u>OFF</u> | Receiver EVR | ON | <u>OFF</u> | EVR D16 Gain | ATT | AMP | EVR D08 Gain | ATT | AMP | EVR D04 Gain | ATT | AMP | EVR D2 Gain | ATT | AMP | EVR D1 Gain | ATT | AMP | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | |


LA74322LP

Package Dimensions

unit : mm (typ)
3302A



Pin Assignment



LA74322LP




Table of Input/Output Forms

| PIN | Pin Name | DC voltage | AC voltage | Description of functions | Equivalent circuit diagram in pin |
|-----|---------------------|------------|--|-----------------------------------|-----------------------------------|
| 1 | Receiver (-) output | 1.65V | Reference output level =-10dBV (@ EVR=Max. audio source input =-30dBV) | Receiver reverse phase output pin | |
| 2 | V _{CC} A | 3.0V | | Power pin for analog signal part | |
| 3 | CLOCK | | | CLOCK input pin | |
| 4 | DATA | | | DATA input pin | |
| 5 | A GND | 0V | | GND pin for analog signal part | |

Continued on next page.

LA74322LP

Continued from preceding page.

| PIN | Pin Name | DC voltage | AC voltage | Description of functions | Equivalent circuit diagram in pin |
|-----|----------------------|------------|--|---|-----------------------------------|
| 6 | MIC1 IN | 1.5V | Reference input level =-50dBV Maximum input level =-20dBV | MIC1 input pin | |
| 7 | MIC2 IN | 1.5V | Reference input level =-50dBV Maximum input level =-20dBV | MIC2 input pin | |
| 8 | MIC OUT | 1.5V | Reference output level =-40dBV Maximum output level =-10dBV | MIC output pin | |
| 9 | MIC1 V _{CC} | 2.3V | | MIC1 power pin | |
| 10 | VREF | 2.3V | | MIC V _{CC} and VREF ripple rejection pin | |

Continued on next page.

LA74322LP

Continued from preceding page.

| PIN | Pin Name | DC voltage | AC voltage | Description of functions | Equivalent circuit diagram in pin |
|-----|----------------------|------------|--|--------------------------|-----------------------------------|
| 11 | MIC2 V _{CC} | 2.3V | | MIC2 power pin | |
| 12 | ALC1 IN | | Reference output level =-40dBV Maximum output level =-10dBV | ALC1 input pin | |
| 13 | ALC1 DET | | | ALC1 detection pin | |
| 14 | Base_Band OUT | 1.5V | Reference output level =-16dBV Maximum input level =-3dBV | Base band output pin | |
| 15 | ALC2 DET | | | ALC2 detection pin | |

Continued on next page.

LA74322LP

Continued from preceding page.

| PIN | Pin Name | DC voltage | AC voltage | Description of functions | Equivalent circuit diagram in pin |
|-----|---------------------|------------|--|----------------------------|-----------------------------------|
| 16 | Lch audio source IN | 1.5V | Reference output level =-15dBV Maximum input level =-3dBV | Lch audio input pin | |
| 17 | Base Band IN | 1.5V | Reference output level =-16dBV Maximum output level =-10dBV | Base band input pin | |
| 18 | Rch audio source IN | 1.5V | Reference output level =-15dBV Maximum input level =-3dBV | Rch audio source input pin | |
| 19 | Rch HP IN | 1.5V | Reference output level =-16dBV (@Base band input) =-21dBV (@audio source input) Maximum input level =-10dBV (@Base band input) =-9dBV (@audio source input) | Rch HP input pin | |
| 20 | Rch EVR OUT | 1.5V | Reference output level =-16dBV (@Base band input) =-21dBV (@audio source input) Maximum input level =-10dBV (@Base band input) =-9dBV (@audio source input) | Rch EVR output pin | |

Continued on next page.

LA74322LP

Continued from preceding page.

| PIN | Pin Name | DC voltage | AC voltage | Description of functions | Equivalent circuit diagram in pin |
|-----|---------------|------------|--|--------------------------------------|-----------------------------------|
| 21 | Rch SPK IN | 1.65V | Reference output level =-16dBV (@Base band input) =-21dBV (@audio source input) Maximum input level =-10dBV (@Base band input) =-9dBV (@audio source input) | Rch Speaker input pin | |
| 22 | Rch SPK(-)OUT | 1.65V | Reference output level =-1dBV (@audio source input =-15dBV) | Rch speaker reverse phase output pin | |
| 23 | GND SPK(R) | 0V | | Rch speaker GND pin | |
| 24 | Rch SPK(+)OUT | 1.65V | Reference output level =-1dBV (@audio source input =-15dBV) | Rch speaker normal phase output pin | |
| 25 | VCC SP(R) | 3.6V | | Rch speaker power pin | |
| 26 | VCC SP(L) | 3.6V | | Lch speaker power pin | |
| 27 | NC | | | NC pin | |
| 28 | GND SPK(L) | 0V | | Lch speaker GND | |
| 29 | NC | | | NC pin | |
| 30 | NC | | | NC pin | |
| 31 | Lch EVR OUT | 1.5V | Reference output level =-16dBV (@Base band input) =-21dBV (@audio source input) Maximum input level =-10dBV (@Base band input) =-9dBV (@audio source input) | Lch EVR output pin | |

Continued on next page.

LA74322LP

Continued from preceding page.

| PIN | Pin Name | DC voltage | AC voltage | Description of functions | Equivalent circuit diagram in pin |
|-----|------------|------------|--|-----------------------------------|-----------------------------------|
| 32 | Lch HP IN | 1.5V | Reference output level =-16dBV (@Base band input) =-21dBV (@audio source input) Maximum input level =-10dBV (@Base band input) =-9dBV (@audio source input) | Lch HP input pin | |
| 33 | VREFSP | 1.65V | | SPK VREF and ripple rejection pin | |
| 34 | STANDBY L | | | STANDBY control pin | |
| 35 | Lch HP OUT | 1.5V | Reference output level =-23.5dBV Maximum output level =-3dBV | Lch HP output pin | |
| 36 | GND HP | 0V | | HP GND pin | |
| 37 | Rch HP OUT | 1.5V | Reference output level =-23.5dBV Maximum output level =-3dBV | Rch HP output pin | |


Continued on next page.

LA74322LP

Continued from preceding page.

| PIN | Pin Name | DC voltage | AC voltage | Description of functions | Equivalent circuit diagram in pin |
|-----|---------------------|------------|--|---|-----------------------------------|
| 38 | V _{CC} HP | 3.0V | | HP & receiver speaker power pin | |
| 39 | Receiver (+) OUT | 1.5V | Reference output level =-10dBV (@ EVR=Max audio source input =-30dBV) | Receiver speaker normal phase output pin | |
| 40 | Receiver GND | 0V | | Receiver GND | |

Internal Equivalent Circuit Diagram



- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of July, 2008. Specifications and information herein are subject to change without notice.