



# LA75505M

## Adjustment Free VIF/SIF Signal Processing IC for TV/VCR

### Preliminary

### Overview

The LA75505M is a VIF/SIF signal processing IC for NTSC TV/VCR. It supports the 45.75 MHz and 58.75 MHz as the IF frequencies. On-chip sound carrier trap and sound carrier BPF circuits make it ideal for compact and light-weight tuner applications. To adjust the VCO circuit, AFT circuit, and sound filter, 4-MHz external crystal or 4-MHz external signal is needed.

### Functions

- VIF amplifier
- VCO adjustment free PLL detection circuit
- Digital AFT circuit
- RF AGC
- Buzz canceller
- Equalizer amplifier
- Internal sound carrier BPF
- Internal sound carrier trap
- PLL-FM detector
- Reference oscillation circuit


### Features

- Internal VCO adjustment free circuit eliminating need for VCO coil adjustments.
- Considerably reduces the number of required peripheral parts by providing on-chip sound carrier BPF and sound carrier trap circuits.
- Use of digital AFT eliminates problem of AFT tolerance.
- Package: MFP24S (300 mil)

### Package Dimensions

unit: mm

#### 3112-MFP24S



■ Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.

■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

**SANYO Electric Co.,Ltd. Semiconductor Company**

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

## Specifications

### Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>CC</sub> max		7	V
Allowable power dissipation	Pd max	Ta ≤ 70°C (*Mounted on a printed circuit board)	470	mW
Operating temperature	Topr		-20 to +70	°C
Storage temperature	Tstg		-55 to +150	°C

Note: \* Circuit board dimensions: 114.3 × 76.1 × 1.6 mm<sup>3</sup>, material: glass epoxy

### Operating Conditions at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V <sub>CC</sub>		5	V
Operating voltage range	V <sub>CC</sub> op		4.5 to 5.5	V

### Electrical Characteristics at Ta = 25°C, V<sub>CC</sub> = 5.0 V, fp = 45.75 MHz

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
[VIF Block ]						
Circuit current	I17			64.0	73.6	mA
Maximum RF AGC voltage	V14H	Collector load 30 kΩ VC2 = 9 V	8.5	9	—	V
Minimum RF AGC voltage	V14L			0.3	0.7	V
Input sensitivity	Vi		33	39	45	dBμV
AGC range	GR		58			dB
Maximum allowable input	Vimax		92	97		dBμV
No-signal video output voltage	V4		3.3	3.6	3.9	V
Synchronizing signal tip voltage	V4tip		1.0	1.3	1.6	V
Video output level	V <sub>O</sub>		1.7	2.0	2.3	V <sub>pp</sub>
Video signal-to-noise ratio	S/N		46	50		dB
C-S beating	IC-S	P/S = 10 dB	26	32	38	dB
Differential gain	DG	Vin = 80 dBμ		3	10	%
Differential phase	DP			2	10	deg
VIF input resistance	Ri			2.5	3.0	kΩ
VIF input capacitance	Ci			3	6	PF
Maximum AFT voltage	V13H		4.3	4.7	5.0	V
Minimum AFT voltage	V13L		0	0.2	0.7	V
AFT tolerance 1	dfa1	f = 45.75 MHz		±35	±45	kHz
AFT tolerance 2	dfa2	f = 58.75 MHz		±45	±70	kHz
AFT detection sensitivity	Sf	RL = 100 kΩ/100 kΩ	40	80	120	mV/kHz
AFT dead zone	fda			60	100	kHz
APC pull-in range (U)	fpu		1.0	1.5		MHz
APC pull-in range (L)	fpl		1.0	1.5		MHz
VCO maximum frequency range (U)	dfu		1.5	2.0		MHz
VCO maximum frequency range (L)	dfl		1.5	2.0		MHz
VCO control sensitivity	β		2.0	4.0	8.0	kHz/mV
N trap1 (4.75 MHz)	NT1	wrt 1 MHz	-30	-35		dB
N trap2 (5.25 MHz)	NT2	wrt 1 MHz	-19	-24		dB
Group delay 1 NTSC (3.0 MHz)	NGD1	wrt 1 MHz	10	40	70	ns
Group delay 1-1 NTSC (3.5 MHz)	NGD1-1	wrt 1 MHz	70	120	170	ns

Continued on next page.

## LA75505M

Continued from preceding page.

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
[1st SIF Block]						
Conversion gain	Vg	$f_p = 4.5 \text{ MHz}$ , $V_i = 500\mu\text{V}$	26	32		dB
SIF carrier output level	So	$V_i = 10 \text{ mV}$		100		mVrms
First SIF maximum input	Simax	$S_o \pm 2 \text{ dB}$		106		dB $\mu\text{V}$
First SIF input resistance	Ris			5.0	6.0	k $\Omega$
First SIF input capacitance	Cis			3	6	pF
[SIF Block]						
Limiting sensitivity	$V_i(\text{lim})$	$f_p = 4.5 \text{ MHz}$ , $\Delta F = \pm 25 \text{ kHz}$ at 400 Hz			61	dB $\mu\text{V}$
FM detector output voltage	$V_o(\text{FM})$		480	600	750	mVrms
AM rejection ratio	AMR	AM = 30% at 400 Hz	50	60		dB
Total harmonic distortion	THD	$f = 4.5 \text{ MHz}$ , $\Delta F = \pm 25 \text{ kHz}$		0.5	1.0	%
FM detector output S/N	S/N(FM)		55	60		dB
BPF 3-dB bandwidth	BW			$\pm 100$		kHz
NTSC de-emphasis	Ndeem	$f_m = 2 \text{ kHz}$		-3		dB
[Others]						
4-MHz level (during external input)	X4MIN	Terminated	86			dB $\mu$
IF system SW threshold resistance	V12				270	k $\Omega$
Split/inter SW	V16			0.5		V

## LA75505M

### System Switching


- IF system switch

45.75 MHz is selected as the IF frequency by leaving pin 12 (crystal oscillation) open. 58.75 MHz is selected by adding 220 k $\Omega$  between pin 12 and GND.

- Split/inter carrier switch

Inter carrier is selected by setting the first SIF input (pin 16) to GND.

### Pin Assignment




Top view

# LA75505M

## Test Circuit

Input Impedance Measuring Circuit (VIF, First SIF input impedance)



LA75505M





Pin Functions

Pin No.	Pin	Pin Function	Internal Circuit
1	SIF INPUT	Inputs the SIF signal from the first SIF output. Set the input level to 90 dB $\mu$ V or lower because of the dynamic range of the internal filter.	<p>ILA00519</p>
2	FM FILTER	This is the FM feedback filter pin. It is composed of a C and R filters. 1 $\mu$ F is normally used as the capacitance. If the capacitance is a low value, the audio output level is small at low frequencies. Moreover, the audio output level can be made smaller by increasing the resistance connected in series. Use a resistance of 3 k $\Omega$ or higher.	<p>ILA00520</p>
3	1st SIF OUT	This is the first SIF output. In case of inter carrier, the chroma carrier is bigger than split carrier applications, so that it is recommended to connect a filter externally.  <div style="text-align: center;"> <p>Filter example</p> <p>ILA00564</p> </div>	<p>ILA00545</p>

Continued on next page.

LA75505M

Continued from preceding page.


Pin No.	Pin	Pin Function	Internal Circuit
4 5	VIDEO-OUT EQ-OUT	<p>Pin 4 is the video output pin.</p> <p>The EQ amplifier can be thought of as shown below.</p>  <p style="text-align: center;">ILA00547</p> <p>Therefore, the peak gain of the EQ amplifier is determined by <math>A_v = 1 + R/Z</math>.</p> <p>However, note that the LA75505M being an IC with <math>V_{CC} = 5\text{ V}</math>, setting too large an amplitude causes distortion in the <math>V_{CC}</math> side. Use so that the white level is 4 V or less.</p>	 <p style="text-align: right;">ILA00546</p>
6 7	APC FILTER FLL FILTER	<p>Pin 6 is the PLL detector APC filter pin.</p> <p>Normally the following are used:</p> <p><math>R = 330\ \Omega</math></p> <p><math>C1 = 0.47\ \mu\text{F}</math> to <math>1\ \mu\text{F}</math></p> <p><math>C2 = 100\ \text{pF}</math></p> <p><math>C1 = 1\ \mu\text{F}</math> is effective for the overmodulation characteristics.</p> <p>When the PLL is locked, the signal passes via the path marked A in the figure, and when PLL is unlocked and in weak signal, the signal passes via the path marked B in the figure. The PLL loop gain can thus be switched in this manner.</p> <p>Pin 7 is a VCO automatic control FLL filter pin.</p> <p>Since it operates always on a small current, using a larger capacitance results in a slower response.</p> <p>Normally, a capacitance between <math>0.47\ \mu\text{F}</math> and <math>1\ \mu\text{F}</math> is used.</p> <p>Moreover, the control range for this pin is between about 3 V to 4.7 V. Since this range is determined when adjusting the VCO tank circuit, set the design center of L and C of VCO so that the voltage of pin 7 is 3.6 V.</p>	 <p style="text-align: right;">ILA00563</p>
8 9	VCO COIL	<p>This is the VCO tank circuit for the PLL detector.</p> <p>Use a tuning capacitance of 24 pF.</p> <p>For the L and C specifications, use IF45.75 MHz specifications within <math>\pm 1.5\%</math>, and 58.75 MHz specifications within <math>\pm 1\%</math>. Also, design the L and C values so that the voltage of pin 7 is 3.6 V when PLL is locked while using the IF center frequency.</p>	 <p style="text-align: right;">ILA00548</p>

Continued on next page.

LA75505M

Continued from preceding page.

Pin No.	Pin	Pin Function	Internal Circuit
10	SIF AGC FILTER	Pin 10 is the SIF AGC filter pin. Use a capacitance of 0.01 $\mu\text{F}$ to 0.1 $\mu\text{F}$ .	
11	NC	Not connected	
12	REF OSC	<p>This pin can be used both as the crystal resonator pin and IF switch.</p> <p>The 58.75-MHz mode is selected by inserting 220 k<math>\Omega</math> between pin 12 and GND, the 45.75 MHz mode by leaving the pin open.</p> <p>4-MHz input is possible from this pin.</p> <p>In the case of 4-MHz external input, input 86 dB<math>\mu</math> or more.</p>	
13	AFT OUT	<p>Pin 13 is the AFT output pin.</p> <p>Use external resistors of 47 k<math>\Omega</math> and a filter capacitance 0.1 <math>\mu\text{F}</math>.</p> <p>The AFT circuit generates the AFT voltage by comparing the signal obtained by dividing the 4-MHz reference frequency with the signal obtained by dividing VCO.</p> <p>Since it uses a digital phase comparator, a dead zone exists in the AFT center.</p>	



Continued on next page.



LA75505M

Continued from preceding page.

Pin No.	Pin	Pin Function	Internal Circuit
14	RF AGC OUT	<p>Pin 14 is the RF AGC output.                      RF AGC max is determined by R1 and R2.                      RF AGC min is determined by R3 and R4.                      Capacitor C1 prevents oscillation and capacitor C2 is the RF AGC filter.                      Normally 30 kΩ is used for R1, but if the tuner's F/E transistor is GaAS, the gate's impedance is lower, so use approx. 10 kΩ.</p>	
15	IF AGC FILTER	<p>Pin 15 is the IF AGC filter pin.                      Normally, 0.01 μF to 0.02 μF polyester film capacitor is used.                      Determine the impedance based on H-SAG and AGC speed.</p>	
16	1st SIF INPUT	<p>Pin 16 can be used both as the First SIF IN and inter/split switch pins.                      In the case of inter carrier, connect pin 16 to GND.                      When a sound saw filter is added, the matching loss can be decreased by inserting L to neutralize the IC input capacitance.</p>	

Continued on next page.

LA75505M





Continued from preceding page.

Pin No.	Pin	Pin Function	Internal Circuit
17	V <sub>CC</sub>	Connect the decoupling capacitor as close as possible.	
18	GND		
19 20	VIF INPUT	<p>Pins 19 and 20 are VIF input pins.</p> <p>To reduce the loss of signal through a saw filter, input registers are set to 2 kΩ.</p> <p>VIF amplifier has three capacitive coupling amplifiers, direct connection from a saw filter is available.</p>	<p>The diagram shows a multi-stage amplifier circuit. It starts with a SAW filter connected to pins 19 and 20. The signal then passes through several stages of amplification using transistors and resistors. A feedback path is shown with two 2kΩ resistors connected to pin 19. The circuit is labeled ILA00556.</p>
21	FILTER CONTROL CAPACITOR	<p>Internal filters (i.e. sound carrier BPF and sound carrier trap) are tuned using the capacitor connected to pin 21.</p> <p>A value between 0.47 μF and 1 μF is considered desirable taking video S/N, and AM and PM noise into consideration.</p>	<p>The diagram shows a control circuit for the filter. It includes a capacitor connected to pin 21, which is labeled 'FIL CONT'. The circuit uses transistors and resistors to control the filter's operation. A reference voltage 'Vref' is also indicated. The circuit is labeled ILA00558.</p>

Continued on next page.


LA75505M

Continued from preceding page.

Pin No.	Pin	Pin Function	Internal Circuit
22	SIF PLL FILTER	<p>Pin 22 is the SIF PLL filter pin. Normally use the following values. R: 3 kΩ C1: 0.01 μF C2: 1000 pF</p>  <p>ILA00560</p> <p>When R is too large, the PLL may become unlocked, so use a resistance value within 6 kΩ. A smaller R value results in low-pass noise.</p>	 <p>ILA00559</p>
23	RF AGC VR	<p>Pin 23 is the RF AGC VR pin. When this pin is connected to GND, no signal is appeared on pin 4 and pin 24.</p>	 <p>ILA00561</p>
24	FM DET OUT	<p>Pin 24 is the FM output pin. Time constance of de-emphasis is determined by external C, R. Please chose C, R to make time constance 75 μs.</p>	 <p>ILA00562</p>

LA75505M

Sample Application Circuit



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of April, 2001. Specifications and information herein are subject to change without notice.