

SANYO Semiconductors DATA SHEET



Monolithic Linear IC LA7567BVA — TV and VCR IF Signal Processor (VIF + SIF + SIF converter)

The LA7567BVA is a PAL/NTSC multiformat VIF/SIF IC that adopts a semi-adjustment-free system. The VIF block adopts a system in which VCO adjustment makes AFT adjustment unnecessary to simplify adjustment. The FM detector adopts a PLL detection system that supports multi-detection audio. This IC also integrates an SIF converter, making design of multisystem products easier. The LA7567BVA uses the 5V supply voltage common in multimedia equipment. In addition, the LA7567BVA also includes a buzz canceller that suppresses Nyquist buzzing for superb audio quality.

Functions

- VIF block: VIF amplifier, buzz canceller, PLL detector, IF AGC, RF AGC, AFT, equalizer amplifier.
- First SIF block: First SIF amplifier, first SIF detector.
- SIF block: Limiter amplifier, PLL FM detector.

Features

- No AFT or SIF coils are required, making these circuits adjustment free.
- Allows PAL/NTSC multiformat systems to be implemented easily.
- Built-in buzz canceller for excellent audio quality.
- $V_{CC} = 5V$, low power: 250mW

Specifications

Maximum Ratings at at Ta = 25°C

Deveryor	Oursels al	Oraclitica	Deteduction	11-34
Parameter	Symbol	Conditions	Rated value	Unit
Maximum supply voltage	VCC max		6	V
Circuit voltage	V ₁₃ , V ₁₇		VCC	V
Circuit current	I ₆		-3	
Allowable power dissipation	I10		-10	mA
	I ₂₄		-2	
	Pd max	Ta = \leq 70°C, when mounted on a PCB*	600	mW
Operating temperature	Topr		-20 to +70	°C
Storage temperature	T _{stg}		-55 to +150	°C

*: Printed circuit board: 114.3mm × 76.1mm × 1.6mm, glass epoxy board.

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Company TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Recommended Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Rated value	Unit
Recommended supply voltage	VCC		5	V
Operating supply voltage	VCC op		4.5 to 5.5	V

Electrical Characteristics at $Ta = 25^{\circ}C$, $V_{CC} = 5V$, fp = 38.9MHz

		0	Ratings			
Parameter Symbol Conditions		min	typ	max	Unit	
[VIF Block]						
Circuit current	l5		40.8	48	55.2	mA
Maximum RF AGC voltage	V14H		Vcc -0.5	Vcc		V
Minimum RF AGC voltage	V14L			0	0.5	V
Input sensitivity	VI	S1 = OFF	27	33	39	dBµV
AGC range	GR		58	63		dB
Maximum allowable input	Vj max		95	100		dBµV
No signal voltage output voltage	V ₆		2.7	3.0	3.3	V
Sync. signal tip voltage	V _{6tip}		0.4	0.7	1.0	V
Video output level	Vo		1.7	2	2.3	Vp–р
Black noise threshold voltage	VBTH		0.5	0.8	1.1	V
Black noise clamp voltage	VBCL		1.6	1.9	2.2	V
Video SNR	S/N		48	52		dB
C-S beating	IC-S		38	43		dB
Frequency characteristics	fc	6MHz	-3	-1.5		dB
Differential gain	DG			3	6.5	%
Differential phase	DP			3	5	°C
No signal AFT voltage	V13		2.0	2.5	3.0	V
Maximum AFT voltage	V13H		4.0	4.4	5.0	V
Minimum AFT voltage	V13L			0.18	1.0	V
AFT detection sensitivity	Sf		17	25	34	mV/kHz
VIF input resistance	Ri	38.9MHz		1.5		kΩ
VIF input capacitance	Ci	38.9MHz		3		pF
APC pull-in range (U)	fpu		0.7	1.5		MHz
APC pull-in range (L)	fpl			-1.5	-0.9	MHz
AFT tolerance frequency	d _{fa1}		-250	0	+200	kHz
VCO 1 maximum variability (U)	dfu		1.0	1.5		MHz
VCO 1 maximum variability (L)	dfl			-1.5	-1	MHz
VCO control sensitivity	В		1.6	3.2	6.4	kHz/mV
Synchronization ratio	Vs		25.0	28.5	31.5	%
[First SIF Block]						
Conversion gain	VG		22	28	32	dB
5.5MHz output level	SO		32	70	110	mVrms
First SIF maximum input	Sj max		50	100		mVrms
First SIF input resistance	R _i (SIF)	33.4MHz		2		kΩ
First SIF input capacitance	Ci (SIF)	33.4MHz		3		pF
[SIF Block]	•					
Limiting sensitivity	Vli (lim)		42	48	54	dBµV
FM detector output voltage*	V _O (FM)	5.5MHz ± 30kHz	470	600	760	mVrms
AMR	AMR		50	60		dB
Total harmonic distortion	THD			0.3	0.8	%
SIF S/N	S/N (FM)		57	62		dB
[SIF Converter]		1	11	1	1	
Conversion gain	V _G (SIF)		8	11	14	dB
Maximum output level	V max		103	109	115	dBµV
Carrier suppression ratio	VGR (5.5)		15	21		dB
Oscillator level	Vosc		35	70		mVp–p
Oscillator leakage	OSCleak		14	25		dB
Oscillator stop current	14				300	μA

*: To acquire the maximum dynamic range from the FM detector, insert a resistor and capacitor in series between pin 23 and ground to adjust the level.

Package Dimensions

unit : mm 3287



Pin Assignment



AC Characteristics Test Circuit



Test Circuits

Input Impedance Test Circuit (VIF and first SIF input impedance)



Test Conditions

V1. Circuit current [I5]

- (1) Internal AGC
- (2) Input a 38.9MHz 10mVrms continuous wave to the VIF input pin.
- (3) RF AGC Vr MAX
- (4) Connect an ammeter to the V_{CC} and measure the incoming current.

V2.V3. Maximum RF AGC voltage, Minimum RF AGC voltage [V14H, V14L]

- (1) Internal AGC
- (2) Input a 38.9MHz 10mVrms continuous wave to the VIF input pin.
- (3) Adjust the RF AGC Vr (resistor value max.) and measure the maximum RF AGC voltage. (F)
- (4) Adjust the RF AGC Vr (resistor value min.) and measure the minimum RF AGC voltage. (F)

- (1) Internal AGC
- (2) fp = 38.9MHz 400Hz 40% AM (VIF input)
- (3) Turn off the S1 and put $100k\Omega$ through.
- (4) VIF input level at which the 400Hz detection output level at test point A becomes 0.64Vp-p.

V5. AGC range [GR]

- (1) Apply the V_{CC} voltage to the external AGC IF AGC (pin 17).
- (2) In the same manner as for the V4 (input sensitivity), measure the VIF input level at which the detection output level becomes 0.64Vp-p.....Vi1.

(3)
$$G_R = 20\log \frac{V_{11}}{V_i} dB$$

V6. Maximum allowable input..... [V] max]

- (1) Internal AGC
- (2) fp = 38.9MHz 15 kHz 78% AM (VIF input)
- (3) VIF input level at which the detection output level at test point A is video output (Vo) ±1dB

- (1) Apply the V_{CC} voltage to the external AGC, IF AGC (pin 17).
- (2) Measure the DC voltage of VIDEO output (A).

- (1) Internal AGC
- (2) Input a 38.9MHz 10mVrms continuous wave to the VIF input pin.
- (3) Measure the DC voltage of VIDEO output (A).

- (1) Internal AGC
- (2) fp = 38.9MHz 15kHz 78% AM Vi = 10mVrms (VIF input)
- (3) Measure the peak value of the detection output level at test point A. \dots Vp-p

V10.V11. Black noise threshold level and clamp voltage [VBTH, VBCL]

- (1) Apply DC voltage to the external AGC, IF AGC (pin 17) and adjust the voltage.
- (2) fp = 38.9MHz 400Hz 40% AM10mVrms (VIF input)
- (3) Adjust the IF AGC (pin 17) voltage to operate the noise canceller. Measure the V_{BTH}, V_{BCL} at test point A.



V12. Video S/N [S/N]

- (1) Internal AGC
- (2) fp = 38.9 MHz CW = 10 mVrms (VIF input)
- (4) $S/N = 20 \log \frac{Video \text{ portion (Vp-p)}}{Noise \text{ voltage (Vrms)}} = 20 \log \frac{1.12 \text{Vp-p}}{Noise \text{ voltage (Vrms)}}$ (dB)

V13. C/S beat[ICS]

- (1) Apply DC voltage to the external AGC IF AGC (pin 17) and adjust the voltage.
- (2) fp = 38.9 MHz CW;10mVrms $f_{2} = 24.47 MHz CW;10mVrms$
 - fc = 34.47MHz CW;10mVrms-10dB fs = 33.4MHz CW;10mVrms-10dB
 - IS = 33.4 MHZ CW; 10 mV HHS-10 dB
- (3) Adjust the IF AGC (pin 17) voltage so that the output level at test point A becomes 1.3Vp-p.
- (4) Measure the difference between the levels at 4.43MHz and 1.07MHz.



V14. Frequency characteristics[fc]

- (1) Apply DC voltage to the external AGC IF AGC (pin 17) and adjust the voltage.
- (2) SG1 : 38.9MHz continuous wave 10mVrms
 SG2 : 38.8MHz to 32.9MHz continuous wave 2mVrms
 Add the SG1 and SG2 signals using a T pat and adjust each SG signal level so that the above-mentioned levels are reached and input the added signals to the VIF IN.
- (3) First set the SG2 frequency to 38.8MHz, and then adjust the IF AGC voltage (V17) so that the output level at test point A becomes 0.5Vp-p...... V1
- (4) Set the SG2 frequency to 32.9MHz and measure the output level......V2
- (5) Calculate as follows:

$$f_c = 20\log \frac{V_2}{V_1} (dB)$$

V15.V16. Differential gain, differential phase ... [DG, DP]

- (1) Internal AGC
- (2) fp = 38.9MHz ALP 50% 87.5% modulation video signal Vi = 10mVrms
- (3) Measure the DG and DP at test point A

- (1) Internal AGC
- (2) Measure the DC voltage at the AFT output (B).

V18.V19.V20. Maximum minimum AFT output voltage, AFT detection sensitivity [V13H, V13L, Sf]

- (1) Internal AGC
- (2) $fp = 38.9 MHz \pm 1.5 MHz$ Sweep = 10mVrms (VIF input)
- (3) Maximum voltage: V13H, minimum voltage: V13L
- (4) Measure the frequency deviation at which the voltage at test point B changes from V1 to V2.
 -Δf



(1) Referring to the input impedance Test Circuit, measure Ri and Ci with an impedance analyzer.

V23.V24. APC pull-in range...... [fpu, fpl]

- (1) Internal AGC
- (2) fp = 33MHz to 44MHz continuous wave;10mVrms
- (3) Adjust the SG signal frequency to be higher than fp = 38.9MHz to bring the PLL to unlocked state. Note: GThe PLL is assumed to be in unlocked state when a beat signal appears at test point A.
- (4) When the SG signal frequency is lowered, the PLL is brought to locked state again.(f1)
- (5) Lower the SG signal frequency to bring the PLL to unlocked state.
- (6) When the SG signal frequency is raised, the PLL is brought to locked state again.(f2)
- (7) Calculate as follows:
 - $f_{pu} = f1 38.9 MHz$

 $f_{pl} = f2 - 38.9 MHz$

V25. AFT tolerance frequency $\ldots \ldots \ldots [\Delta Fa1]$

- (1) Internal AGC
- (2) SG1: 37.9MHz to 40.9MHz variable continuous wave 10mVrmns
- (3) Adjust the SG1 signal frequency so that the AFT output DC voltage (test point B) becomes 2.5V; that SG1 signal frequency is f1.
- (4) External AGC (Adjust the V17.)
- (5) Apply 5V to the IFAGC (pin 17) and then pick up the VCO oscillation frequency from GND, etc. and measure the frequency (f2)
- (6) Calculate as follows: AFT tolerance frequency $\Delta Fa1 = f2 - f1(kHz)$

V26.V27. VCO Maximum variable range(U, L)... [dfu, dfl]

- (1) Apply the V_{CC} voltage to the external AGC, IF AGC (pin 17).
- (2) Pick up the VCO oscillation frequency from the VIDEO output (A), GND, etc. and adjust the VCO coil so coil that the frequency becomes 38.9MHz.
- (3) fl is taken as the frequency when 1V is applied to the APC pin (pin 9). In the same manner,

fu is taken as the frequency when 5V is applied to the APC pin (pin 9).

 $d_{fu} = fu - 38.9MHz$ $d_{fl} = fl - 38.9MHz$

V28. VCO control sensitivity......[β]

- (1) Apply the V_{CC} voltage to the external AGC, IF AGC (pin 17).
- (2) Pick up the VCO oscillation frequency from the VIDEO output (A), GND, etc. and adjust the VCO coil so that the frequency becomes 38.9MHz.
- (3) f1 is taken as the frequency when 3.0V applied to the APC pin (pin 9). In the same manner, f2 is taken as the frequency when 3.4V is applied to the APC pin (pin 9).

$$\beta = \frac{f2 - f1}{400} (\frac{kHz}{mV})$$

V29. Synchronization ratio [VS]

- (1) Internal AGC
- (2) fp = 38.9MHz 87.5% 10STEP B/W Vi = 10mVrms
- (3) Measure the output amplitude at the measuring point A Vvideo
- (4) Measure the pedestal voltage (DC) at the measuring point A Vped $V_S = (Vped-V6tip)/Vvideo \times 100 (\%)$

F1. First SIF conversion gain[VG]

- (1) Internal AGC
- (2) fp = 38.9 MHz CW; 10mV (VIF input) fs = 33.4 MHz CW; 500 μ V (First SIF input) V1
- (3) Detection output level at test point C (Vrms) V2 (5.5MHz)
- (4) $V_G = 20 \log \frac{V_2}{V_1} dB$

- (1) Internal AGC
- (2) fp = 38.9MHz CW; 10mV (VIF input) fs = 33.4MHz CW; 10mV (First SIF input) V1
- (3) Detection output level at test point C (5.5MHz) SO (mVrms)

- (1) Internal AGC
- (2) fp = 38.9MHz CW;10mV (VIF input)
 - fs = 33.4MHz CW;variable (First SIF input)
- (3) Input level at which the detection output at test point C (5.5MHz) becomes So $\pm 2dB$S_imax

F4. F5. First SIF input resistance, input capacitance [Ri(SIF1), Ci(SIF1)]

(1) Using an input analyzer, measure Ri and Ci in the input impedance measuring circuit.

- (1) Apply the V_{CC} voltage to the external AGC, IF AGC (pin 17).
- (2) fs = 5.5MHz fm = 400Hz $\Delta F = \pm 30kHz$ (SIF input)
- (3) Set the SIF input level to 100mVrms and then measure the level at test point D......V1
- (4) Lower the SIF input level until V1-3dB occurs. Measure the input level at that moment.

S2. S4. FM detection output voltage, distortion factor ... [V_O(FM, THD)]

- (1) Apply the V_{CC} voltage to the external AGC, IF AGC (pin 17).
- (2) fs = 5.5MHz fm = 400Hz $\Delta F = \pm 30kHz$ (SIF input Vi = 100mVrms)
- (3) Assign the level at test point D to the FM detection output voltage and measure the distortion factor.

- (1) Apply the V_{CC} voltage to the external AGC, IF AGC (pin 17).
- (2) fs = 5.5MHz fm = 400Hz AM = 30%(SIF input Vi = 100mVrms)
- (3) Measure the output level at test point D.....VAM
- (4) AMR = 20log $\frac{\text{VO(DET)}}{\text{VAM}}$ dB

S5. SIF S/N [S/N]

- (1) External AGC (V17 = V_{CC})
- (2) fs = 5.5MHz NO MOD Vi = 100mVrms
- (3) Measure the output level at test point D.....Vn
- (4) S/N = 20log $\frac{VO(DET)}{Vn}$ dB

C1. Converter conversion gain..... V_G(SIF)

- (1) Internal AGC
- (2) fp = 38.9 MHz CW; 10mV (VIF input) fs = 33.4 MHz CW; 316 μ V (First SIF input)
- (3) Measure the 6MHz component at test point E (MIX output).V1
- (4) Measure the 5.5MHz component at test point F (NICAM output).V2

(5)
$$V_G mix = 20 \log \frac{V_1}{V_2} dB$$

C2. SIF converter maximum output level [V_{max}]

- (1) Internal AGC
- (2) fp = 38.9MHz CW; 10mV (VIF input) fs = 33.4MHz CW; 10mV (First SIF input)
- (3) Measure the 6MHz component at test point E (MIX output).V_{max}(dB μ V)

C3. Carrier suppression ratio (V_{GR}(5.5))

- (1) Internal AGC
- (2) fp = 38.9MHz CW; 10 mV (VIF input) fs = 33.4MHz CW; 316 μ V (First SIF input)
- (4) Measure the 5.5MHz component at test point E (MIX output).V5.5 ($dB\mu V$)
- (5) Perform the following calculation. Carrier suppression ratio $V_{GR}(5.5)(dB) = V6 - V5.5$

C5. OSC leakage (OSC leak)

- (1) Internal AGC
- (2) fp = 38.9 MHz CW; 10mV (VIF input) fs = 33.4 MHz CW; 316 μ V (First SIF input)
- (3) Measure the 6MHz component at test point E (MIX output).V6($dB\mu V$)
- (4) Measure the 500kHz component at test point E (MIX output).V0.5(dBµV)
- (5) Perform the following calculation.Carrier suppression ratio OSC_{leak}(dB) = V6 V0.5
- Note 1) Unless otherwise specified for VIF test, apply the V_{CC} voltage to the IF AGC and adjust the VCO coil so that oscillation occurs at 38.9MHz.
- Note 2) Unless otherwise specified, the SW1 must be ON.

Application Circuits

PAL SPLIT



NT (US) SPLIT



JAPAN SPLIT



NT (US) INTER



Application Circuit Example

When the SIF, first SIF, AFT, and/or RF AGC are not used

- When the SIF circuit is not used Leave pins 1, 23, and 24 open. Insert a 2kΩ resistor between pin 2 and ground.
- (2) When the first SIF circuit is not used Leave pins 3, 4, 22, and 15 open. Connect pin 16 to ground.
- (3) When the AFT circuit is not used Since there is no way to defeat the AFT circuit, insert a $100k\Omega$ resistor and a 0.01μ F capacitor in parallel between pin 13 and ground.
- (4) When the RF AGC circuit is not used Leave pins 14 and 21 open. Insert a 0.01µF capacitor between pin 21 and ground to prevent oscillation.



Pin Descriptions

Pin No.	Pin	Description	Equivalent circuit
1	SIF INPUT	The input impedance is about 1kΩ. If interference* enters at this pin, it can cause buzzing and beating. The PCB pattern layout must be designed to minimize interface at this pin. *: Signals that can cause interface with the audio include video signals and the chroma signal. Signal such as the VIF carrier can also cause interference.	
2	FM power supply filter	The FM detector signal-to-noise ratio can be improved by inserting an FM detector bias line filter. If the FM detector with C1 (0.47 μ F or larger: the recommended value is 1 μ F) is not used, pin 2 must be connected to ground through a 2k Ω resistor. This stops the FM detector VCO circuit.	4.2V CT CT CT CT CT CT CT CT CT CT
3 4	SIF converter	Pin 3 is the SIF converter output. This signal is passed through a 6MHz bandpass filter and input to the SIF block. This is an emitter- follower output with a 200 Ω series resister inserted in the output. Pin 4 is the SIF converter's 500kHz oscillator connection. Since this oscillator circuit includes an ALC, the oscillator level is low and is controlled to be a fixed level. If this circuit is not used, insert a 10k Ω resistor between pin 3 and ground. Connecting this external resistor stops the 500kHz oscillator and allows the converter to be used as an amplifier.	3 200Ω 3 200Ω 1 4 500kHz 500kHz 1 4 400Ω 4 400Ω 4 400Ω 4 400Ω 4 400Ω 4 400Ω 4 400Ω 4 400Ω 4 400Ω 4 400Ω 1 LA06802
5	VCC	• The decoupling capacitor between V _{CC} and ground must be connected with the shortest lines possible.	

Pin No.	Pin	Description	Equivalent circuit
6 7 8	EQ amp	Equalizer circuit This circuit corrects the video signal frequency characteristics. Pin 8 is the equalizer amplifier input. A 1.5Vp-p signal is input and the equalizer amplifier amplifies it to 2Vp-p. • Equalizer amplifier is designed as a voltage follower with about 2.3dB of gain. Insert an inductor, a capacitor, and a resistor in series between pin 7 and ground if frequency characteristics correction is required. • Equation amplifier notes If vi is the input signal and vo the output, this amplifier operates as follows. $\frac{R1}{Z} + 1 (vi + vin) = Vo \times G$ G: Voltage follower amplifier gain vin: Imaginary short G: About 2.3dB Assuming vin is close to 0: $AV = \frac{voG}{vi} = \frac{R1}{Z} + 1$ R1 is an IC internal resistor, and is 1k Ω . Z may be chosen to match the desired characteristics. However, since the equalizer amplifier gain is at its maximum at Z's resonance point, care is required to assure that distortion does not occur.	$\left \begin{array}{c} \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $
9	APC FILTER	PLL detector APC filter connection The APC time constant is switched internally in the IC. When locked, the VCO is controlled by the route A and the loop gain is lowered. When unlocked and during weak field reception, the VCO is controlled by the route B and the loop gain is increased. R = 150 to 390Ω 0.47µF is the recommended value for C.	$\begin{array}{c} & & \\$

Pin No.	Pin	Description	Equivalent circuit
10	Composite video output	Video output (including the SIF carrier) pin. A resistor must be inserted between pin 10 and ground to acquire the pin circuit's drive capability. R \geq 300 Ω	
11 12	VCO tank	Video detector VCO tank circuit connection. See the coil specifications provided separately for details on this tank circuit. This is a vector synthesis VCO circuit.	
13	AFT OUTPUT	AFT output The AFT center voltage is created by an external bleeder resistor. The AFT gain is increased by increasing the value of this external bleeder resistor. The resistor value must be limited to be no more than 390Ω. This IC includes a function that controls the AFT voltage to naturally go to the center voltage during weak field reception.	
14	RF AGC OUTPUT	RF AGC output This output controls the tuner RF AGC. A 100Ω protective resistor is inserted in series with this open collector output. Determine the value of the external bleeder resistor by referring to the tuner specifications.	9V To tuner
15	1st SIF INPUT	 First SIF input A capacitor must be used to cut the DC component of the input to this input circuit. When a SAW filter is used: The first SIF sensitivity can also be increased by inserting an inductor between the SAW filter and the IC to neutralize the SAW filter output capacitance and the IC input capacitance. If this IC is used with an intercarrier, this pin (pin 15) may be left open. 	2kΩ 2kΩ 2kΩ 3 3 3 5 15 1LA06810

Pin No.	Pin	Description	Equivalent circuit
16	1st SIF AGC FILTER	 First SIF AGC filter connection This IC adopts an average value AGC system. The first SIF conversion gain is about 30dB and the AGC range is over 50 dB. Normally, a 0.01µF capacitor should be used for the filter at this pin. If an intercarrier is used, connect this pin to ground. An IC internal switch will be set so that the intercarrier output becomes the SIF converter input. 	(16)
17	IF AGC FILTER	IF AGC filter connection The signal which is peak detected by the internal AGC detector is converted to the AGC voltage at pin 17. Furthermore, this IC includes a second AGC filter (lag-lead filter) used to create the dual time constants internally in the IC. Use a 0.022µF capacitor as this external capacitor. However, this capacitor value must be adjusted according to the sag, AGC peak, and other characteristics.	ILA06812
18 19	VIF input	VIF amplifier input This input circuit is a balanced input and the input impedance corresponds to the following values. R = $1.5k\Omega$ C = $3pF$	18 19 19 19 19 10 10 10 10 10 10 10 10 10 10
20	GND		

Pin No.	Pin	Description	Equivalent circuit
21	RF AGC VR	RF AGC VR connection This pin sets the tuner RF AGC operating point. The FM output and the video output can be muted at the same time by connecting this pin to ground.	4.2V GYOZ
22	NICAM output	First SIF output The input circuit includes a 600Ω resistor in the emitter-follower output. If an intercarrier is used, the buzz characteristics can be improved by forming a chroma carrier trap on this pin. 22 3 4 22 3 4 This circuit forms a chroma carrier trap.	C SNOT C SNOT
23	FM filter	Connection for the filter that holds the FM detector output voltage fixed. Normally, a 1µF electrolytic capacitor is used. If there are problems with the low band (around 50Hz) frequency characteristics, this capacitor value should be increased. The FM detector output level can be reduced and the FM dynamic range increased by inserting a resistor between pin 23 and ground in series with the capacitor 0.	$\begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$
24	FM Detector output	Audio FM detector output There is an internal 300Ω resistor in series with this emitter-follower output. • Stereo applications Certain stereo decoder input applications have a low input impedance, and this can cause distortion in the left and right signals and degrade the stereo characteristics. If that is the case, add a resistor between pin 24 and ground. R1 \ge 5.1k Ω • Mono applications Form an external deemphasis circuit at this pin. T = 2 × C × R	R^2 $C = R1 \ge 0$ m m m ILA06818

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data,services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of August, 2005. Specifications and information herein are subject to change without notice.